Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

EDJ2104BASE Scheda tecnica(PDF) 21 Page - Elpida Memory

Il numero della parte EDJ2104BASE
Spiegazioni elettronici  2G bits DDR3 SDRAM
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  ELPIDA [Elpida Memory]
Homepage  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

EDJ2104BASE Scheda tecnica(HTML) 21 Page - Elpida Memory

Back Button EDJ2104BASE Datasheet HTML 17Page - Elpida Memory EDJ2104BASE Datasheet HTML 18Page - Elpida Memory EDJ2104BASE Datasheet HTML 19Page - Elpida Memory EDJ2104BASE Datasheet HTML 20Page - Elpida Memory EDJ2104BASE Datasheet HTML 21Page - Elpida Memory EDJ2104BASE Datasheet HTML 22Page - Elpida Memory EDJ2104BASE Datasheet HTML 23Page - Elpida Memory EDJ2104BASE Datasheet HTML 24Page - Elpida Memory EDJ2104BASE Datasheet HTML 25Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 148 page
background image
EDJ2104BASE, EDJ2108BASE
Preliminary Data Sheet E1505E20 (Ver. 2.0)
21
[Differential Output Slew Rate Definition]
Measured
Description
From
To
Defined by
Differential output slew rate for
rising edge
VOLdiff (AC)
VOHdiff (AC)
VOHdiff(AC) – VOLdiff (AC)
∆TRdiff
Differential output slew rate for
falling edge
VOHdiff (AC)
VOLdiff (AC)
VOHdiff (AC) – VOLdiff (AC)
∆TFdiff
∆TRdiff
∆TFdiff
VOHdiff (AC)
− VOLdiff (AC)
∆TFdiff
Falling slew =
VOHdiff (AC)
VOLdiff (AC)
0
VOHdiff (AC)
− VOLdiff (AC)
∆TRdiff
Rising slew =
Differential Input Slew Rate Definition for DQS, /DQS and CK, /CK
Output Slew Rate (RON = RZQ/7 setting)
Parameter
Symbol
Speed
min.
max.
Unit
Notes
Output slew rate
(Single-ended)
SRQse
DDR3-800
DDR3-1066
DDR3-1333
DDR3-1600
2.5
5
V/ns
1
Output slew rate
(Differential)
SRQdiff
DDR3-800
DDR3-1066
DDR3-1333
DDR3-1600
5
10
V/ns
1
Remark: SR = slew rate. se = single-ended signals. diff = differential signals. Q = Query output
Note: 1.In two cases, a maximum slew rate of 6V/ns applies for a single DQ signal within a byte lane.
(a) is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from
high to low or low to high) while all remaining DQ signals in the same byte lane are static (i.e. they stay at
either high or low).
(b) is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from
high to low or low to high) while all remaining DQ signals in the same byte lane are switching into the
opposite direction (i.e. from low to high or high to low respectively). For the remaining DQ signal switching
into the opposite direction, the regular maximum limit of 5V/ns applies.
Reference Load for AC Timing and Output Slew Rate
RT =25
Ω
VDDQ
CK, /CK
VTT = VSSQ/2
DUT
DQ
DQS,
/DQS
Reference Output Load



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com