SP9504JS datasheet(3/11 Pages) SIPEX

3 / 11 page

SP9504DS/03

SP9504 Quad, 12-Bit, Voltage Output D/A Converter

DNLE, INLE plots

+0.25 lsb

DNLE

-0.25 lsb

+0.25 lsb

INLE

-0.25 lsb

CODE

4095

Vref = 3V

SPECIFICATIONS (CONTINUED)

(Typical at 25˚C; T

MIN ≤ TA≤TMAX; VDD = +5V, VSS = -5V, VREF = +3V; CMOS logic level digital inputs; specifications apply to all grades unless otherwise noted.)

PARAMETER

MIN.

TYP.

MAX.

UNITS

CONDITIONS

SWITCHING CHARACTERISTICS

DS Data Set Up Time

140

100

to rising edge of WR1

DN Data Hold Time

Figure 4

WR Write Pulse Width

140

100

XFER Transfer Pulse Width

140

100

WC Total Write Command

280

200

STABILITY

Gain

ppm/˚C

MIN to tMAX

Bipolar Zero

ppm/˚C

MIN to tMAX

POWER REQUIREMENTS

Note 5

+5V, +3%; Note 4, 5

–J, –K

-5V, +3%; Note 4, 5

–J, –K

Power Dissipation

ENVIRONMENTAL AND MECHANICAL

Operating Temperature

–J, –K

+70

°C

Storage

–60

+150

°C

Package

–_P

28–pin Plastic DIP

–_S

28–pin SOIC

Notes:

Integral Linearity, for the SP9504, is measured as the arithmetic mean value of the magnitudes of

the greatest positive deviation and the greatest negative deviation from the theoretical value for any

given input condition.

Differential Linearity is the deviation of an output step from the theoretical value of 1 LSB for any two

adjacent digital input codes.

1 LSB = 2*V

REF/4,096.

REF = 0V.

The following power up sequence is recommended to avoid latch up: VSS (-5V), Vdd (+5V), REF IN.

SP9504JS Scheda tecnica(PDF) 3 Page - Sipex Corporation

SP9504JS Scheda tecnica(HTML) 3 Page - Sipex Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11

Scheda tecnica Scarica

Link URL