ADS6123IRHB25 datasheet(21/67 Pages) TI1

21 / 67 page

www.ti.com

PIN CONFIGURATION (CMOS MODE)

DRVDD

AGND

CLKP

CLKM

RESET

SCLK

SDATA

SEN

BottomPadConnected

ToDRGND

ADS6125, ADS6124

ADS6123, ADS6122

SLAS560A – OCTOBER 2007 – REVISED MARCH 2008

RHB PACKAGE

(TOP VIEW)

Figure 7. CMOS Mode Pinout

Table 13. Pin Assignments – CMOS Mode

NUMBER

PIN NAME

DESCRIPTION

TYPE

NUMBER

OF PINS

AVDD

Analog power supply

13, 15

AGND

Analog ground

6, 9, 12

CLKP, CLKM

Differential clock input

7, 8

INP, INM

Differential analog input

10, 11

Internal reference mode – common-mode voltage output.

VCM

External reference mode – reference input. The voltage forced on this pin sets the

I/O

internal references.

Serial interface RESET input.

When using the serial interface mode, the user MUST initialize internal registers

through hardware RESET by applying a high-going pulse on this pin, or by using

RESET

the software reset option. See the SERIAL INTERFACE section.

In parallel interface mode, the user has to tie the RESET pin permanently HIGH.

(SCLK, SDATA and SEN are used as parallel pin controls in this mode)

The pin has an internal 100-k

Ω pull-down resistor.

This pin functions as serial interface clock input when RESET is low.

When RESET is tied high, it controls the coarse gain and internal/external reference

SCLK

selection. Tie SCLK to low for internal reference and 0 dB gain and high for

internal reference and 3.5 dB gain. See Table 1.

The pin has an internal 100-k

Ω pull-down resistor.

This pin functions as serial interface data input when RESET is low. It controls

various power down modes along with PDN pin when RESET is tied high.

SDATA

See Table 3 for detailed information.

The pin has an internal 100 k

Ω pull-down resistor.

This pin functions as serial interface enable input when RESET is low. When

RESET is high, it controls output interface type and data formats. See Table 2 for

SEN

detailed information.

The pin has an internal 100-k

Ω pull-up resistor to DRVDD.

PDN

Global power down control pin

Submit Documentation Feedback

Product Folder Link(s): ADS6125, ADS6124 ADS6123, ADS6122

ADS6123IRHB25 Scheda tecnica(PDF) 21 Page - Texas Instruments

ADS6123IRHB25 Scheda tecnica(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Scheda tecnica Scarica

Link URL