PC33814AE datasheet(33/50 Pages) FREESCALE

33 / 50 page

Analog Integrated Circuit Device Data



Freescale Semiconductor

33814

5.3.2

Power ON Reset (POR)

Applying VPWR and bringing KEYSW high (VBAT) will generate a Power On Reset (POR) and place the device in the Normal

operating state. The Power On Reset circuit incorporates a timer to prevent high frequency transients from causing an erroneous

POR.

Upon enabling the device (KEYSW High), outputs will be activated based on the initial state of the control register or parallel

input. All three supplies, VPP, VCC, and VPROT, are enabled when KEYSW is brought high.

Figure 11. 33814 Functional State Diagram

Table 13. Operational States

KEYSW Input

PWREN SPI Bit

Input

BATSWB Output

All Supplies

STATE

OFF

Sleep

NORMAL

Prepare to shutdown

SLEEP

(Engine/Key is off)

RESETB=0

BATSW=0

RESET

(Resets ASIC & MCU)

RESETB=0

BATSW=1

NORMAL

(SPI Bus Usable)

RESETB=1

BATSW=1

PREPARE TO

SHUTDOWN

(SPI Bus Usable)

RESETB=1

BATSW=0

VPWR_OV=1 ||

VCC_UV=1||

VCC_POR=1

OV – Over Voltage

UV – Under Voltage

WD = Watch Dog

TD = Time Delay

POR = Power On Reset

&& = logic AND

|| = logic OR

KEY

0 +

128

TIM

=1 |

PWREN=1

KEYSW=0 &&

PWREN=0

VPWR_UV=1

from any state

KEYSW=0

Passive State

Active States

SPI_RESET

(Resets ASIC Only)

RESETB=1

BATSW=1

Over-voltage

Under-voltage

Watchdog

PC33814AE Scheda tecnica(PDF) 33 Page - Freescale Semiconductor, Inc

PC33814AE Scheda tecnica(HTML) 33 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Scheda tecnica Scarica

Link URL