STA381BWS datasheet(80/171 Pages) STMICROELECTRONICS

80 / 171 page

STA381BWS

80/171

Doc ID 018937 Rev 6

6.24.12

Coefficient a2 data register bits 15:8

6.24.13

Coefficient a2 data register bits 7:0

6.24.14

Coefficient b0 data register bits 23:16

6.24.15

Coefficient b0 data register bits 15:8

6.24.16

Coefficient b0 data register bits 7:0

6.24.17

Coefficient write/read control register

Coefficients for user-defined EQ, mixing, scaling, and bass management are handled

internally in the STA381BWS via RAM. Access to this RAM is available to the user via an

I2C register interface. A collection of I2C registers is dedicated to this function. One contains

a coefficient base address, five sets of three store the values of the 24-bit coefficients to be

written or that were read, and one contains bits used to control the write/read of the

coefficient(s) to/from RAM.

Note:

The read and write operation on RAM coefficients works only if the LRCKI pin is switching.

C4B15

C4B14

C4B13

C4B12

C4B11

C4B10

C4B9

C4B8

C4B7

C4B6

C4B5

C4B4

C4B3

C4B2

C4B1

C4B0

C5B23

C5B22

C5B21

C5B20

C5B19

C5B18

C5B17

C5B16

C5B15

C5B14

C5B13

C5B12

C5B11

C5B10

C5B9

C5B8

C5B7

C5B6

C5B5

C5B4

C5B3

C5B2

C5B1

C5B0

Reserved

000

STA381BWS Scheda tecnica(PDF) 80 Page - STMicroelectronics

STA381BWS Scheda tecnica(HTML) 80 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL