TDA7491LP datasheet(27/37 Pages) STMICROELECTRONICS

27 / 37 page

TDA7491LP

Applications information

Doc ID 13541 Rev 5

27/37

5.5

Internal and external clocks

The clock of the class-D amplifier can be generated internally or can be driven by an

external source.

If two or more class-D amplifiers are used in the same system, it is recommended that all

devices operate at the same clock frequency. This can be implemented by using one

TDA7491LP as master clock, while the other devices are in slave mode, that is, externally

clocked. The clock interconnect is via pin SYNCLK of each device. As explained below,

SYNCLK is an output in master mode and an input in slave mode.

5.5.1

Master mode (internal clock)

Using the internal oscillator, the output switching frequency, fSW, is controlled by the

resistor, ROSC, connected to pin ROSC:

fSW = 10

6 / ((16 * R

OSC + 182) * 4) kHz

where ROSC is in kΩ.

In master mode, pin SYNCLK is used as a clock output pin, whose frequency is:

fSYNCLK = 2 * fSW

For master mode to operate correctly then resistor ROSC must be less than 60 kΩ as given

below in Table 8.

5.5.2

Slave mode (external clock)

In order to accept an external clock input, pin ROSC must be left open, that is, floating. This

forces pin SYNCLK to be internally configured as an input as given in Table 8.

The output switching frequency of the slave devices is:

fSW = fSYNCLK / 2

Figure 30.

Master and slave connection

Table 8.

How to set up SYNCLK

Mode

ROSC

SYNCLK

Master

ROSC < 60 kΩ

Output

Slave

Floating (not connected)

Input

SYNCLK

ROSC

Rosc

Cosc

ROSC

SYNCLK

39 k

100 nF

Output

Input

Master

Slave

TDA7491LP

TDA7491LP Scheda tecnica(PDF) 27 Page - STMicroelectronics

TDA7491LP Scheda tecnica(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

Scheda tecnica Scarica

Link URL