RT9945 datasheet(2/33 Pages) RICHTEK

2 / 33 page

RT9945

DS9945-01 April 2011

www.richtek.com

Pin No.

Pin Name

Pin Function

nCHG_S

This pin indicates the status of the battery charger. Open Drain Output and

Active Low.

ISETA

PWR_IN Charge Current Setting Pin.

Temperature Sense Pin.

TIMER

Charge Time Setting.

VOUT2

1.2V/80mA LDO regulator.

VIN3

This pin must be shorted to VSYS, VIN1 and VIN2. Connect a 4.7

μF ceramic

capacitor from VIN3 to GND.

VOUT3

1.2V/80mA LDO Regulator with 25mV/Step Adjustable.

VOUT1

3.3V/500mA LDO Regulator.

VIN2

Must be shorted to VSYS, VIN1 and VIN3. Connect a 10

μF ceramic capacitor

from VIN2 to GND.

VOUT4

2.5V/50mA LDO Regulator. Default off, controlled by I

2C.

VOUT5

3.3V/50mA LDO Regulator. Default off, controlled by I

2C.

nPBSTAS

Push-Button Status Pin. This pin is used to inform the power good state to

processor. Open Drain Output and Active Low.

nRESET

This pin provides a 200ms reset signal during power-up to initialize a processor.

Open Drain and Active Low.

nINT

This pin must be Active Low to inform processor the interrupt events happened,

Open Drain Output and Active Low.

nLBO

Low-Battery indication. Open Drain Output and Active Low.

LBI

Low-Battery Detection. This pin is used to monitor the VSYS voltage and the

internal reference voltage is 1V.

17,

41 (Exposed Pad) GND

Ground. The exposed pad must be soldered to a large PCB and connected to

GND for maximum power dissipation.

Functional Pin Description

To be continued

Pin Configurations

(TOP VIEW)

WQFN-40L 5x5

DATA

BATT

FB1

PGND1

LX1

VIN1

LX2

PGND2

FB2

nCHG_S

TIMER

VOUT2

VIN3

VOUT3

VOUT1

VIN2

VOUT4

GND

ISETA

RT9945 Scheda tecnica(PDF) 2 Page - Richtek Technology Corporation

RT9945 Scheda tecnica(HTML) 2 Page - Richtek Technology Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Scheda tecnica Scarica

Link URL