41594B datasheet(19/372 Pages) MICROCHIP

19 / 372 page

 2011-2012 Microchip Technology Inc.

Preliminary

DS41594B-page 19

PIC12LF1840T48A

3.2.2

SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by

the application to control the desired operation of

peripheral functions in the device. The registers asso-

ciated with the operation of the peripherals are

described in the appropriate peripheral chapter of this

data sheet.

3.2.3

GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory

bank.

3.2.3.1

Linear Access to GPR

The general purpose RAM can be accessed in a

non-banked method via the FSRs. This can simplify

access to large memory structures. See Section 3.5.2

“Linear Data Memory” for more information.

3.2.4

COMMON RAM

There are 16 bytes of common RAM accessible from all

banks.

FIGURE 3-2:

BANKED MEMORY

PARTITIONING

3.2.5

DEVICE MEMORY MAPS

The memory maps for the device family are as shown

in Table 3-2.

0Bh

0Ch

1Fh

20h

6Fh

70h

7Fh

00h

Common RAM

(16 bytes)

General Purpose RAM

(80 bytes maximum)

Core Registers

(12 bytes)

Special Function Registers

(20 bytes maximum)

Memory Region

7-bit Bank Offset

TABLE 3-2:

MEMORY MAP TABLES

Device

Banks

Table No.

PIC12LF1840T48A

0-7

Table 3-3

8-23

Table 3-4

24-31

Table 3-5

Table 3-6

41594B Scheda tecnica(PDF) 19 Page - Microchip Technology

41594B Scheda tecnica(HTML) 19 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL