CS1630-FSZ datasheet(36/56 Pages) APEX

36 / 56 page

CS1630/31

DS954F2

6.17 Configuration 12 (Config12) – Address 44

6.18 PU Coefficient (PID) – Address 45

PID sets the maximum coefficient for the second stage PU integrator. The register value is an unsigned integer

in the range of 0

value255.

6.19 Maximum Switching Frequency (TTFREQ) – Address 46

TTFREQ sets the minimum switching period (maximum switching frequency) for the second stage TT (see

"Maximum TT (TTMAX) – Address 38" on page 33). The register value is an unsigned integer in the range of

value255. The minimum TTFREQ switching period is determined by:

The switching period for TT can be configured from 0ns to 51

s.

654

TIMEOUT1

TIMEOUT0

S2CONFIG

DITATT1

DITATT0

Number

Name

Description

[7:6]

TIMEOUT[1:0]

Sets the T2 time-out limit to ensure a minimum switching frequency for each

channel.

00 = 45ms

01 = 70.6ms

10 = 96.2ms

11 = 121.8ms

[5]

S2CONFIG

Configures second stage for flyback or buck/tapped buck.

0 = Enables second stage for buck/tapped buck topology

1 = Enables second stage for flyback topology

[4:3]

DITATT[1:0]

Configures the dither attenuation by right shifting the dither value on a selected

channel for dithering reduction. The nominal dither level (set using bits DIT-

LEVEL[1:0]) is attenuated by the amount configured by bits DITATT[1:0] on the

channel set using bit DITCHAN.

00 = No attenuation

01 = 50% attenuation

10 = 25% attenuation

11 = 12.5% attenuation

[2:0]

Reserved

654

TTFREQ[7:0] 4 50ns



CS1630-FSZ Scheda tecnica(PDF) 36 Page - Cirrus Logic

CS1630-FSZ Scheda tecnica(HTML) 36 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Scheda tecnica Scarica

Link URL