Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

AD7948ARS-B Scheda tecnica(PDF) 6 Page - Analog Devices

Il numero della parte AD7948ARS-B
Spiegazioni elettronici  3.3 V/5 V Multiplying 12-Bit DACs
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD7948ARS-B Scheda tecnica(HTML) 6 Page - Analog Devices

Back Button AD7948ARS-B Datasheet HTML 2Page - Analog Devices AD7948ARS-B Datasheet HTML 3Page - Analog Devices AD7948ARS-B Datasheet HTML 4Page - Analog Devices AD7948ARS-B Datasheet HTML 5Page - Analog Devices AD7948ARS-B Datasheet HTML 6Page - Analog Devices AD7948ARS-B Datasheet HTML 7Page - Analog Devices AD7948ARS-B Datasheet HTML 8Page - Analog Devices AD7948ARS-B Datasheet HTML 9Page - Analog Devices AD7948ARS-B Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
AD7943/AD7945/AD7948
REV. B
–6–
AD7945 TIMING SPECIFICATIONS1 (T
A = TMIN to TMAX, unless otherwise noted)
Limit @
Limit @
Parameter
VDD = +3 V to +3.6 V
VDD = +4.5 V to +5.5 V
Units
Description
tDS
35
20
ns min
Data Setup Time
tDH
10
10
ns min
Data Hold Time
tCS
60
40
ns min
Chip Select Setup Time
tCH
0
0
ns min
Chip Select Hold Time
tWR
60
40
ns min
Write Pulsewidth
NOTES
1All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
Specifications subject to change without notice.
DATA VALID
CS
tCH
tDS
tDH
WR
DB11–DB0
tCS
tWR
Figure 3. AD7945 Timing Diagram
AD7948 TIMING SPECIFICATIONS1 (T
A = TMIN to TMAX, unless otherwise noted)
Limit @
Limit @
Parameter
VDD = +3 V to +3.6 V
VDD = +4.5 V to +5.5 V
Units
Description
tDS
45
30
ns min
Data Setup Time
tDH
10
10
ns min
Data Hold Time
tCWS
0
0
ns min
CSMSB or CSLSB to WR Setup Time
tCWH
0
0
ns min
CSMSB or CSLSB to WR Hold Time
tLWS
0
0
ns min
LDAC to WR Setup Time
tLWH
0
0
ns min
LDAC to WR Hold Time
tWR
60
40
ns min
Write Pulsewidth
NOTES
1All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
Specifications subject to change without notice.
DATA
VALID
DATA
VALID
WR
tCWS
tCWH
tCWS
tCWH
tLWH
tLWS
tDH
tDS
tWR
tWR
tDH
tDS
CSMSB
CSLSB
LDAC
DB7–DB0
Figure 4. AD7948 Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com