Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD9822 Scheda tecnica(PDF) 11 Page - Analog Devices

Il numero della parte AD9822
Spiegazioni elettronici  Complete 14-Bit CCD/CIS Signal Processor
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9822 Scheda tecnica(HTML) 11 Page - Analog Devices

Back Button AD9822 Datasheet HTML 7Page - Analog Devices AD9822 Datasheet HTML 8Page - Analog Devices AD9822 Datasheet HTML 9Page - Analog Devices AD9822 Datasheet HTML 10Page - Analog Devices AD9822 Datasheet HTML 11Page - Analog Devices AD9822 Datasheet HTML 12Page - Analog Devices AD9822 Datasheet HTML 13Page - Analog Devices AD9822 Datasheet HTML 14Page - Analog Devices AD9822 Datasheet HTML 15Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 11 / 15 page
background image
REV. A
AD9822
–11–
PGA Gain Registers
There are three PGA registers for individually programming the gain in the red, green, and blue channels. Bits D8, D7, and D6 in
each register must be set low, and bits D5 through D0 control the gain range in 64 increments. See Figure 13 for a graph of the PGA
Gain versus PGA register code. The coding for the PGA registers is straight binary, with an all “zeros” word corresponding to the
minimum gain setting (1x) and an all “ones” word corresponding to the maximum gain setting (5.7x).
Table IV. PGA Gain Register Settings
D8
D7
D6
D5
D4
D3
D2
D1
D0
Gain (V/V)
Gain (dB)
Set to 0
Set to 0
Set to 0
MSB
LSB
00
00
0
0
0
0
0
*
1.0
0.0
0
0
0
0
0
0
0
0
1
1.013
0.12
•
•
•
•
•
•
•
•
•
0
0
0
1
1
1
1
1
0
5.4
14.6
0
0
0
1
1
1
1
1
1
5.7
15.1
*Power-on default value.
Offset Registers
There are three PGA registers for individually programming the offset in the red, green, and blue channels. Bits D8 through D0
control the offset range from –350 mV to +350 mV in 512 increments. The coding for the offset registers is sign magnitude, with D8
as the sign bit. Table V shows the offset range as a function of the Bits D8 through D0.
Table V. Offset Register Settings
D8
D7
D6
D5
D4
D3
D2
D1
D0
Offset (mV)
MSB
LSB
000000000
*
0
000000001+1.2
•
•
•
•
•
•
011111111
+350
1000000000
100000001
–1.2
•
•
•
•
•
•
111111111
–350
*Power-on default value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com