25LC080P datasheet(12/22 Pages) MICROCHIP

12 / 22 page

25AA080/25LC080/25C080

DS21230E-page 12

 1997-2012 Microchip Technology Inc.

3.7

Data Protection

The following protection has been implemented to

prevent inadvertent writes to the array:

• The write enable latch is reset on power-up

•A WRITE ENABLE instruction must be issued to

set the write enable latch

• After a byte write, page write or Status register

write, the write enable latch is reset

•CS must be set high after the proper number of

clock cycles to start an internal write cycle

• Access to the array during an internal write cycle

is ignored and programming is continued

3.8

Power-On State

The 25XX080 powers on in the following state:

• The device is in low-power Standby mode

(CS = 1)

• The write enable latch is reset

• SO is in high-impedance state

• A high-to-low level transition on CS is required to

enter active state

TABLE 3-3:

WRITE-PROTECT FUNCTIONALITY MATRIX

WPEN

WEL

Protected Blocks

Unprotected Blocks

Status Register

XX0

Protected

0X1

Protected

Writable

Low

Protected

Writable

Protected

High

Protected

Writable

25LC080P Scheda tecnica(PDF) 12 Page - Microchip Technology

25LC080P Scheda tecnica(HTML) 12 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

Scheda tecnica Scarica

Link URL