STM32F415VG datasheet(119/186 Pages) STMICROELECTRONICS

119 / 186 page

DocID022063 Rev 4

119/186

STM32F415xx, STM32F417xx

Electrical characteristics

SPI interface characteristics

Unless otherwise specified, the parameters given in Table 55 for SPI are derived from tests

performed under the ambient temperature, fPCLKx frequency and VDD supply voltage

conditions summarized in Table 14 with the following configuration:

•

Output speed is set to OSPEEDRy[1:0] = 10

•

Capacitive load C = 30 pF

•

Measurement points are done at CMOS levels: 0.5 VDD

Refer to Section 5.3.16: I/O port characteristics for more details on the input/output alternate

function characteristics (NSS, SCK, MOSI, MISO).

Table 54. SCL frequency (fPCLK1= 42 MHz.,VDD = 3.3 V)(1)(2)

1. RP = External pull-up resistance, fSCL = I2C speed,

2. For speeds around 200 kHz, the tolerance on the achieved speed is of

±5%. For other speed ranges, the

tolerance on the achieved speed

±2%. These variations depend on the accuracy of the external

components used to design the application.

fSCL (kHz)

I2C_CCR value

RP = 4.7 kΩ

400

0x8019

300

0x8021

200

0x8032

100

0x0096

0x012C

0x02EE

Table 55. SPI dynamic characteristics(1)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fSCK

SPI clock frequency

Master mode, SPI1,

2.7V < VDD < 3.6V

MHz

Slave mode, SPI1,

2.7V < VDD < 3.6V

1/tc(SCK)

Master mode, SPI1/2/3,

1.7V < VDD < 3.6V

Slave mode, SPI1/2/3,

1.7V < VDD < 3.6V

Duty(SCK)

Duty cycle of SPI clock

frequency

Slave mode

STM32F415VG Scheda tecnica(PDF) 119 Page - STMicroelectronics

STM32F415VG Scheda tecnica(HTML) 119 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL