| Motore di ricerca datesheet componenti elettronici |
|
PIC16F1946 Scheda tecnica(PDF) 300 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F1946 Scheda tecnica(HTML) 300 Page - Microchip Technology |
|
300 / 478 page ![]() PIC16(L)F1946/47 DS41414D-page 300 2010-2012 Microchip Technology Inc. 25.1.1.5 TSR Status The TRMT bit of the TXxSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXxREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user needs to poll this bit to determine the TSR status. 25.1.1.6 Transmitting 9-Bit Characters The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXxSTA register is set the EUSART will shift 9 bits out for each character transmit- ted. The TX9D bit of the TXxSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the 8 Least Significant bits into the TXxREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXxREG is written. A special 9-bit Address mode is available for use with multiple receivers. See Section 25.1.2.8 “Address Detection” for more information on the Address mode. 25.1.1.7 Asynchronous Transmission Set-up: 1. Initialize the SPxBRGH:SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.4 “EUSART Baud Rate Generator (BRG)” ). 2. Set the RXx/DTx and TXx/CKx TRIS controls to ‘1’. 3. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit. 4. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the 8 Least Significant data bits are an address when the receiver is set for address detection. 5. Set the CKTXP control bit if inverted transmit data polarity is desired. 6. Enable the transmission by setting the TXEN control bit. This will cause the TXxIF interrupt bit to be set. 7. If interrupts are desired, set the TXxIE interrupt enable bit. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set. 8. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit. 9. Load 8-bit data into the TXxREG register. This will start the transmission. FIGURE 25-3: ASYNCHRONOUS TRANSMISSION Note: The TSR register is not mapped in data memory, so it is not available to the user. Word 1 Stop bit Word 1 Transmit Shift Reg Start bit bit 0 bit 1 bit 7/8 Write to TXxREG Word 1 BRG Output (Shift Clock) TXx/CKx TXxIF bit (Transmit Buffer Reg. Empty Flag) TRMT bit (Transmit Shift Reg. Empty Flag) 1 TCY pin |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |