AD5271 datasheet(7/24 Pages) AD

7 / 24 page

Data Sheet

AD5270/AD5271

Rev. F | Page 7 of 24

INTERFACE TIMING SPECIFICATIONS

VDD = 2.5 V to 5.5 V, VSS = 0 V; VDD = 2.5 V, VSS = −2.5 V; all specifications TMIN to TMAX, unless otherwise noted.

Table 7.

Parameter

Limit1

Unit

Test Conditions/Comments

t12

ns min

SCLK cycle time

ns min

SCLK high time

ns min

SCLK low time

ns min

SYNC to SCLK falling edge setup time

ns min

Data setup time

ns min

Data hold time

ns min

SCLK falling edge to SYNC rising edge

t83, 4

500

ns min

Minimum SYNC high time

ns min

SYNC rising edge to next SCLK fall ignored

t105

450

ns max

SCLK rising edge to SDO valid

tRDAC_R-PERF

μs max

RDAC register write command execute time

tRDAC_NORMAL

600

ns max

RDAC register write command execute time

tMEMORY_READ

μs max

Memory readback execute time

tMEMORY_PROGRAM

350

ms max

Memory program time

tRESET

0.6

ms max

Reset 50-TP restore time

tPOWER-UP6

ms max

Power-on 50-TP restore time

1 All input signals are specified with tr = tf = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2.

2 Maximum SCLK frequency is 50 MHz.

3 Refer to tRDAC_R-PER and tRDAC_NORMAL for RDAC register write operations.

4 Refer to t

MEMORY_READ

and tMEMORY_PROGRAM for memory commands operations.

5 RPULL_UP = 2.2 kΩ to VDD with a capacitance load of 168 pF.

6 Maximum time after VDD − VSS is equal to 2.5 V.

Shift Register and Timing Diagrams

DATA BITS

DB9 (MSB)

DB0 (LSB)

CONTROL BITS

Figure 2. Shift Register Content

SCLK

SDO

DIN

SYNC

Figure 3. Write Timing Diagram (CPOL = 0, CPHA = 1)

AD5271 Scheda tecnica(PDF) 7 Page - Analog Devices

AD5271 Scheda tecnica(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Scheda tecnica Scarica

Link URL