STBC21 datasheet(27/54 Pages) STMICROELECTRONICS

27 / 54 page

STBC21

Detailed description

Doc ID 023256 Rev 1

27/54

Example: Read data from Reg 12H (charger status register) in order to know the status of

the charger.

The I²C interface also performs sequential write and sequential read in order to write/read all

the STBC21STBC21 registers in a single step. An internal pointer starts from the first

addressed register and then returns to the first internal address (00H) when it has achieved

the last internal address (17H).

5.10.1

Sequential registers write:

6BH

00000001

xx011001

A/An

Table 9.

Read single register

SLAVE ADDRESS

R/W

SEND DATA

A/An

Master

Slave (STBC21)

S = START condition (from Master to STBC21)

SLAVE ADDRESS= 6BH

R/W = '0' Write / '1' Read

A = Acknowledge (SDA low from STBC21)

SEND DATA =

8 bits data coming from internal addressed Register of STBC21 (from

MSB to LSB)

A/An = Acknowledge/Not Acknowledge (SDA left high from Master)

P = STOP condition (from Master to STBC21)

6BH

00010010

xxxxxxxx

A/An

SLAVE

ADDRESS

R/W

(0)

ADDRESS

ADATA (Regx)A

DATA (Regx+1)..

A/An

Master

Slave (STBC21)

S = START condition (from Master to STBC21)

SLAVE ADDRESS= 6BH

R/W = '0' Write / '1' Read

A = Acknowledge (SDA low from STBC21)

REGIST. ADDR. = First Register address (8 bits from 00H to 17H and from MSB to LSB)

DATA (Regx) = 8 bits data of the first addressed register (from MSB to LSB)

DATA (Regx+1) = 8 bits data of the next addressed register (from MSB to LSB)

A/An = Acknowledge/Not Acknowledge (SDA left high from STBC21)

P = STOP condition (from Master to STBC21)

STBC21 Scheda tecnica(PDF) 27 Page - STMicroelectronics

STBC21 Scheda tecnica(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Scheda tecnica Scarica

Link URL