TLK105 datasheet(66/99 Pages) TI

Il numero della parte	TLK105

Spiegazioni elettronici	Industrial Temp, Single Port 10/100Mbs Ethernet Physical Layer Transceiver

PDF	99 Pages

Scroll/Zoom	100%

Produttore elettronici	TI [Texas Instruments]

Homepage	http://www.ti.com

Logo

66 / 99 page

TLK105

TLK106

SLLSEB8A – AUGUST 2012 – REVISED MARCH 2013

www.ti.com

Table 8-29. BIST Control and Status Register 1 (BICSR1), address 0x001B (continued)

BIT

BIT NAME

DEFAULT

DESCRIPTION

7:0

BIST IPG

<0111 1101>,

BIST IPG Length:

Length

Inter Packet Gap (IPG) Length defines the size of the gap (in bytes) between any 2 successive

packets generated by the BIST. Default value is 0x7D which is equal to 125 bytes

8.15 BIST Control and Status Register2 (BICSR2)

This register allows programming the length of the generated packets in bytes for the BIST mechanism.

Table 8-30. BIST Control and Status Register 2 (BICSR2), address 0x001C

BIT

BIT NAME

DEFAULT

DESCRIPTION

15:11

RESERVED

<0000 0>,

RESERVED: Writes ignored, read as 0.

10:0

BIST Packet

0X5DC,RW

BIST Packet Length:

Length

Length of the generated BIST packets. The value of this register defines the size (in bytes) of

every packet that generated by the BIST. Default value is 0x5DC which is equal to 1500 bytes

Submit Documentation Feedback

Product Folder Links: TLK105 TLK106

TLK105 Scheda tecnica(PDF) 66 Page - Texas Instruments