STA335W datasheet(22/43 Pages) STMICROELECTRONICS

22 / 43 page

STA335W

22/43

To make the STA335W work properly, the serial audio interface LRCKI clock must be

synchronous to the PLL output clock. It means that:

■ the frequency of PLL clock / frequency of LRCKI = N ±4 cycles,

where N depends on the settings in Table 13 on page 19

■ the PLL must be locked.

If these two conditions are not met, and IDE bit (reg 0x05 bit 2) is set to 1, the STA335W will

immediately mute the I2S PCM data out (provided to the processing block) and it will freeze

any active processing task.

To avoid any audio side effects (like pop noise), it is strongly recommended to soft mute any

audio streams flowing into STA335W data path before the desynchronization event

Table 20.

Supported serial audio input formats for LSB-first (SAIFB = 1)

BICKI

SAI [3:0]

SAIFB

Interface Format

32 * fs

1100

I2S 15-bit data

1110

Left/right-justified 16-bit data

48 * fs

0100

I2S 23-bit data

0100

I2S 20-bit data

1000

I2S 18-bit data

1100

LSB first I2S 16-bit data

0001

Left-justified 24-bit data

0101

Left-justified 20-bit data

1001

Left-justified 18-bit data

1101

Left-justified 16-bit data

0010

Right-justified 24-bit data

0110

Right-justified 20-bit data

1010

Right-justified 18-bit data

1110

Right-justified 16-bit data

64 * fs

0000

I2S 24-bit data

0100

I2S 20-bit data

1000

I2S 18-bit data

1100

LSB first I2S 16-bit data

0001

Left-justified 24-bit data

0101

Left-justified 20-bit data

1001

Left-justified 18-bit data

1101

Left-justified 16-bit data

0010

Right-justified 24-bit data

0110

Right-justified 20-bit data

1010

Right-justified 18-bit data

1110

Right-justified 16-bit data

STA335W Scheda tecnica(PDF) 22 Page - STMicroelectronics

STA335W Scheda tecnica(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Scheda tecnica Scarica

Link URL