| Motore di ricerca datesheet componenti elettronici |
|
L99MC6TR-LF Scheda tecnica(PDF) 37 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L99MC6TR-LF Scheda tecnica(HTML) 37 Page - STMicroelectronics |
|
37 / 55 page ![]() L99MC6 SPI control and status register Doc ID 16523 Rev 1 37/55 9.4 Examples 9.4.1 Example 1:Switch on channel 1 It is assumed that the charge pump is already activated (ENCP1 = 1 and DISCP2 = 0, POR default) From Table 31 and Table 32 follow that the value 01h is written at RAM address 02h (control register 2). Table 33 describe more in detail the data byte structure. Hereafter the actions linked to each value of bit or group of bits: ● DISCP = 0: Charge pump stays activated ● CH4[2:0] = 000b: Channel 4 is off, open-load detection in off-state disabled ● BRIDGE_1&4 = 0: Bridge mode disabled ● CH4[2:0] = 001b: Channel 1 is on, high slew rate, PWM not activated, overcurrent recovery deactivated. Table 31. Command byte - example 1 MSB LSB Operating code Address 00 0 0 0 0 1 0 Table 32. Data byte - example 1 MSB LSB 0 0 000 0 0 1 Table 33. Data byte description - example 1 DISCP CH4 [2] CH4 [1] CH4 [0] Bridge 1&4 CH1 [2] CH1 [1] CH1 [0] 00 000 00 1 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |