Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

ADV212 Scheda tecnica(PDF) 13 Page - Analog Devices

Il numero della parte ADV212
Spiegazioni elettronici  Wavescale Video Codec
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

ADV212 Scheda tecnica(HTML) 13 Page - Analog Devices

Back Button ADV212 Datasheet HTML 9Page - Analog Devices ADV212 Datasheet HTML 10Page - Analog Devices ADV212 Datasheet HTML 11Page - Analog Devices ADV212 Datasheet HTML 12Page - Analog Devices ADV212 Datasheet HTML 13Page - Analog Devices ADV212 Datasheet HTML 14Page - Analog Devices ADV212 Datasheet HTML 15Page - Analog Devices ADV212 Datasheet HTML 16Page - Analog Devices ADV212 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 44 page
background image
ADV212
Rev. B | Page 13 of 44
EXTERNAL DMA MODE—FIFO READ, BURST MODE
Table 9.
Parameter
Mnemonic
Min
Typ
Max
Unit
DREQ Pulse Width1
DREQPULSE
1 JCLK 2
15 JCLK2
ns
RD to DREQ Deassert (DR × PULS = 0)
t
DREQRTN
2.5 JCLK2
3.5 × JCLK + 7.52
ns
DACK to RD Setup
t
DACKSU
0
ns
RD to Data Valid
tRD
2.5
9.7
ns
Data Hold
tHD
2.5
ns
RD Assert Pulse Width
RDLOW
1.5 JCLK2
ns
RD Deassert Pulse Width
RDHIGH
1.5 JCLK2
ns
RD Deassert to Next DREQ
t
DREQWAIT
2.5 JCLK2
3.5 × JCLK + 7.52
ns
RD Deassert to DACK Deassert
t
RD_DACK
0
ns
1
Applies to assigned DMA channel if EDMOD0 or EDMOD1 <14:11> is programmed to a nonzero value.
2
For a definition of JCLK, see Figure 32.
DREQ
DACK
HDATA
0
1
13
14
15
tDACK
SU
tDREQ
WAIT
tDREQ
PULSE
tRD
tHD
tRD_DACK
RD
RDLOW
RDHIGH
Figure 16. Burst Read Cycle for DREQ/DACK DMA Mode for Assigned DMA Channel
(EMOD0/EDMOD1[14:11] Not Programmed to a Value of 0
DREQ
DACK
HDATA
0
1
13
14
15
tDACK
SU
tDREQ
WAIT
tDREQ
RTN
tRD
tHD
tRD_DACK
RD
RDLOW
RDHIGH
Figure 17. Burst Read Cycle for DREQ/DACK DMA Mode for Assigned DMA Channel
(EMOD0/EDMOD1[14:11] Programmed to a Value of 0000)
DREQ
DACK
RDFB
tDACK
SU
tHD
tDREQ
WAIT
HDATA
0
1
13
14
15
tRD
tDREQ
RTN
tRD_DACK
Figure 18. Burst Read Cycle for Fly-By DMA Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com