Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

HCMS-2913 Scheda tecnica(PDF) 7 Page - AVAGO TECHNOLOGIES LIMITED

Il numero della parte HCMS-2913
Spiegazioni elettronici  High Performance CMOS 5 x 7 Alphanumeric Displays
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AVAGO [AVAGO TECHNOLOGIES LIMITED]
Homepage  http://www.avagotech.com
Logo AVAGO - AVAGO TECHNOLOGIES LIMITED

HCMS-2913 Scheda tecnica(HTML) 7 Page - AVAGO TECHNOLOGIES LIMITED

Back Button HCMS-2913 Datasheet HTML 3Page - AVAGO TECHNOLOGIES LIMITED HCMS-2913 Datasheet HTML 4Page - AVAGO TECHNOLOGIES LIMITED HCMS-2913 Datasheet HTML 5Page - AVAGO TECHNOLOGIES LIMITED HCMS-2913 Datasheet HTML 6Page - AVAGO TECHNOLOGIES LIMITED HCMS-2913 Datasheet HTML 7Page - AVAGO TECHNOLOGIES LIMITED HCMS-2913 Datasheet HTML 8Page - AVAGO TECHNOLOGIES LIMITED HCMS-2913 Datasheet HTML 9Page - AVAGO TECHNOLOGIES LIMITED HCMS-2913 Datasheet HTML 10Page - AVAGO TECHNOLOGIES LIMITED HCMS-2913 Datasheet HTML 11Page - AVAGO TECHNOLOGIES LIMITED Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
7
AC Timing Characteristics Over Temperature Range (-40°C to +85°C)
Timing
Diagram Ref.
4.5 V < VLOGIC<5.5 V
VLOGIC= 3 V
Number
Description
Symbol
Min.
Max.
Min.
Max.
Units
1 
Register Select Setup Time to Chip Enable 
  trss 
10 
 
10 
 
ns
2 
Register Select Hold Time to Chip Enable 
  trsh 
10 
 
10 
 
ns
3 
Rising Clock Edge to Falling 
  tclkce 
20 
 
20 
 
ns 
 
Chip Enable Edge
4 
Chip Enable Setup Time to Rising Clock Edge    tces 
35 
 
55 
 
ns
5 
Chip Enable Hold Time to Rising Clock Edge 
  tceh 
20 
 
20 
 
ns
6 
Data Setup Time to Rising Clock Edge 
  tds 
10 
 
10 
 
ns
7 
Data Hold Time after Rising Clock Edge 
  tdh 
10 
 
10 
 
ns
8 
Rising Clock Edge to DOUT[1] 
  tdout 
10 
40 
10 
65 
ns
9 
Propagation Delay DIN to DOUT  
  tdoutp 
 
18 
 
30 
ns 
 
Simultaneous Mode for One IC[1,2]
10 
CE Falling Edge to DOUT Valid 
  tcedo 
 
25 
 
45 
ns
11 
Clock High Time 
  tclkh 
80 
 
100 
 
ns
12 
Clock Low Time 
  tclkl 
80 
 
100 
 
ns
 
Reset Low Time 
  trstl 
50 
 
50 
 
ns
 
Clock Frequency  
  Fcyc 
 
5 
 
4 
MHz
 
Internal Display Oscillator Frequency 
  Finosc 
80 
210 
80 
210 
KHz
 
Internal Refresh Frequency 
  Frf 
150 
410 
150 
400 
Hz
 
External Display Oscillator  Frequency 
  Fexosc 
 
 
 
 
  Prescaler = 1 
 
51.2 
1000 
51.2 
1000 
KHz
 
  Prescaler = 8 
 
410 
8000 
410 
8000 
KHz
Notes:
1. Timing specifications increase 0.3 ns per pf of capacitive loading above 15 pF.
2. This parameter is valid for Simultaneous Mode data entry of the Control Register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com