Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

EP3C5 Scheda tecnica(PDF) 41 Page - Altera Corporation

Il numero della parte EP3C5
Spiegazioni elettronici  Cyclone III Device Handbook
PDF  274 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  ALTERA [Altera Corporation]
Homepage  http://www.altera.com
Logo ALTERA - Altera Corporation

EP3C5 Scheda tecnica(HTML) 41 Page - Altera Corporation

Back Button EP3C5 Datasheet HTML 37Page - Altera Corporation EP3C5 Datasheet HTML 38Page - Altera Corporation EP3C5 Datasheet HTML 39Page - Altera Corporation EP3C5 Datasheet HTML 40Page - Altera Corporation EP3C5 Datasheet HTML 41Page - Altera Corporation EP3C5 Datasheet HTML 42Page - Altera Corporation EP3C5 Datasheet HTML 43Page - Altera Corporation EP3C5 Datasheet HTML 44Page - Altera Corporation EP3C5 Datasheet HTML 45Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 274 page
background image
Chapter 3: Memory Blocks in the Cyclone III Device Family
3–7
Memory Modes
December 2011
Altera Corporation
Cyclone III Device Handbook
Volume 1
Asynchronous Clear
The Cyclone III device family supports asynchronous clears for read address registers,
output registers, and output latches only. Input registers other than read address
registers are not supported. When applied to output registers, the asynchronous clear
signal clears the output registers and the effects are immediately seen. If your RAM
does not use output registers, you can still clear the RAM outputs using the output
latch asynchronous clear feature.
1 Asserting asynchronous clear to the read address register during a read operation
might corrupt the memory content.
Figure 3–6 shows the functional waveform for the asynchronous clear feature.
1 You can selectively enable asynchronous clears per logical memory using the
Quartus II RAM MegaWizard™ Plug-In Manager.
f For more information, refer to the Internal Memory (RAM and ROM) User Guide.
There are three ways to reset registers in the M9K blocks:
■
Power up the device
■
Use the aclr signal for output register only
■
Assert the device-wide reset signal using the DEV_CLRn option
Memory Modes
Cyclone III device family M9K memory blocks allow you to implement
fully-synchronous SRAM memory in multiple modes of operation. Cyclone III device
family M9K memory blocks do not support asynchronous (unregistered) memory
inputs.
M9K memory blocks support the following modes:
■
Single-port
■
Simple dual-port
■
True dual-port
■
Shift-register
■
ROM
■
FIFO
Figure 3–6. Output Latch Asynchronous Clear Waveform
aclr
aclr at latch
clk
q
a1
a0
a1
a2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com