ADP5589ACPZ-00-R7 datasheet(3/52 Pages) AD

3 / 52 page

Data Sheet

ADP5589

Rev. B | Page 3 of 52

SPECIFICATIONS

VDD = 1.8 V to 3.3 V, TA = −40°C to +85⁰C, unless otherwise noted.1

Table 1.

Parameter

Symbol

Test Conditions/Comments

Min

Typ

Max

Unit

SUPPLY VOLTAGE

VDD Input Voltage Range

VDD

1.65

3.6

Undervoltage Lockout Threshold

UVLOVDD

UVLO active, VDD falling

1.2

1.3

UVLO inactive, VDD rising

1.4

1.6

SUPPLY CURRENT

Standby Current

ISTNBY

VDD = 1.65 V

μA

VDD = 3.3 V

µA

Operating Current (One Key Press)

ISCAN = 10 ms

CORE_FREQ = 50 kHz, scan active,

300 kΩ pull-up, VDD = 1.65 V

µA

ISCAN = 10 ms

CORE_FREQ = 50 kHz, scan active,

100 kΩ pull-up, VDD = 1.65 V

µA

ISCAN = 10 ms

CORE_FREQ = 50 kHz, scan active,

300 kΩ pull-up, VDD = 3.3 V

μA

ISCAN = 10 ms

CORE_FREQ = 50 kHz, scan active,

100 kΩ pull-up, VDD = 3.3 V

μA

PULL-UP, PULL-DOWN RESISTANCE

Pull-Up Option 1

100

150

kΩ

Pull-Up Option 2

150

300

450

kΩ

Pull-Down

150

300

450

kΩ

INPUT LOGIC LEVEL (RST, SCL, SDA, R0, R1, R2, R3, R4,

R5, R6, R7, C0, C1, C2, C3, C4, C5, C6, C7, C8, C9, C10)

Logic Low Input Voltage

VIL

0.3 × VDD V

Logic High Input Voltage

VIH

0.7 × VDD

Input Leakage Current (Per Pin)

VI-Leak

0.1

µA

PUSH-PULL OUTPUT LOGIC LEVEL (R0, R1, R2, R3, R4,

R5, R6, R7, C0, C1, C2, C3, C4, C5, C6, C7, C8, C9, C10)

Logic Low Output Voltage2

VOL

Sink current = 10 mA

0.4

Logic Low Output Voltage3

VOL

Sink current = 10 mA

0.5

Logic High Output Voltage

VOH

Source current = 5 mA

0.7 × VDD

Logic High Leakage Current (Per Pin)

VOH-Leak

0.1

µA

OPEN-DRAIN OUTPUT LOGIC LEVEL (INT, SDA)

Logic Low Output Voltage (INT)

VOL

ISINK = 10 mA

0.4

Logic Low Output Voltage (SDA)

VOL

ISINK = 20 mA

0.4

Logic High Leakage Current (Per Pin)

VOH-Leak

0.1

µA

Logic Propagation Delay

125

300

FF1 Hold Time4

FF1 Setup Time4

175

FF2 Hold Time4

FF2 Setup Time4

175

GPIO Debounce4

µs

Internal Oscillator Frequency5

OSCFREQ

900

1000

1100

kHz

I2C TIMING SPECIFICATIONS

Delay from UVLO/Reset Inactive to I2C Access

µs

SCL Clock Frequency

fSCL

1000

kHz

SCL High Time

tHIGH

0.26

µs

SCL Low Time

tLOW

0.5

µs

Data Setup Time

tSU; DAT

Data Hold Time

tHD; DAT

µs

Setup Time for Repeated Start

tSU; STA

0.26

µs

ADP5589ACPZ-00-R7 Scheda tecnica(PDF) 3 Page - Analog Devices

ADP5589ACPZ-00-R7 Scheda tecnica(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Scheda tecnica Scarica

Link URL