DM163006 datasheet(74/320 Pages) MICROCHIP

74 / 320 page

PIC18C601/801

DS39541A-page 74

Advance Information

 2001 Microchip Technology Inc.

6.1

Control Registers

Several control registers are used in conjunction with

the TBLRD and TBLWT instructions. These include:

• TABLAT register

• TBLPTR registers

6.1.1

TABLAT - TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped

into the SFR space. The Table Latch is used to hold

8-bit data during data transfers between program mem-

ory and data memory.

6.1.2

TBLPTR - TABLE POINTER

The Table Pointer (TBLPTR) addresses a byte within

the program memory. The TBLPTR is comprised of

three SFR registers (Table Pointer Upper byte, High

byte

and

Low

byte).

These

three

registers

(TBLPTRU:TBLPTRH:TBLPTRL) join to form a 21-bit

wide pointer. The 21-bits allow the device to address up

to 2 Mbytes of program memory space.

The table pointer TBLPTR is used by the TBLRD and

TBLWRT

instructions. These instructions can update

the TBLPTR in one of four ways, based on the table

operation. These operations are shown in Table 6-1.

These operations on the TBLPTR only affect the low

order 21-bits.

TABLE 6-1:

TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example

Operation on Table Pointer

TBLRD*

TBLWT*

TBLPTR is not modified

TBLRD*+

TBLWT*+

TBLPTR is incremented after the read/write

TBLRD*-

TBLWT*-

TBLPTR is decremented after the read/write

TBLRD+*

TBLWT+*

TBLPTR is incremented before the read/write

DM163006 Scheda tecnica(PDF) 74 Page - Microchip Technology

DM163006 Scheda tecnica(HTML) 74 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL