ST802RT1AFR datasheet(33/58 Pages) STMICROELECTRONICS

33 / 58 page

ST802RT1A, ST802RT1B

Registers and descriptors description

Doc ID 17049 Rev 1

33/58

Block 10BaseT echo: Default 0. When enabled during 10BASE-T half-duplex transmit

operation, the TXEN signal does not echo onto the RXDV pin. The TXEN echoes onto the

CRS pin, and the CRS de-assertion directly follows the TXEN de-assertion.

SQE disable: Default 0. When asserted, it disables SQE pulses when operating in 10BASE-

T half-duplex mode.

Table 26.

RN1B [0d27, 0x1B]: Auxiliary mode 2 register

Bit

Bit name

Description

Default

Type

15:12

RESERVED

0000b

11:10

RESERVED

00b

LED Mode

1 ->

led_link pad: ON for link_up, BLINK for activity

led_speed pad: ON for 100 Mb, OFF for 10 Mb

led_act pad: ON for full-duplex, BLINK for collision

0 ->

led_link pad: ON for link_up

led_speed pad: ON for 100 Mb, OFF for 10 Mb

led_act pad: BLINK for activity

0RW

RESERVED

---

Block 10Base-

T echo

1 -> Disables 10Base-T echo data on RX_DV

0 -> Normal operation

0RW

6:4

RESERVED

---

000b

MI_SQE_DIS

0 -> Forces signal quality error generation (10Base-T,

half-duplex)

1 -> Normal operation

1RW

2:1

RESERVED

---

01b

RESERVED

---

ST802RT1AFR Scheda tecnica(PDF) 33 Page - STMicroelectronics

ST802RT1AFR Scheda tecnica(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Scheda tecnica Scarica

Link URL