APA600 datasheet(60/178 Pages) ACTEL

60 / 178 page

ProASICPLUS Flash Family FPGAs

2- 50

v5.9

Predicted Global Routing Delay

Global Routing Skew

Table 2-43 • Worst-Case Commercial Conditions1

VDDP = 3.0 V, VDD = 2.3 V, TJ = 70°C

Parameter

Description

Max.

Units

Std.

tRCKH

Input Low to High2

1.1

tRCKL

Input High to Low2

1.0

tRCKH

Input Low to High3

0.8

tRCKL

Input High to Low3

0.8

Notes:

1. The timing delay difference between tile locations is less than 15 ps.

2. Highly loaded row 50%.

3. Minimally loaded row.

Table 2-44 • Worst-Case Military Conditions

VDDP = 3.0V, VDD = 2.3V, TJ = 125°C for Military/MIL-STD-883

Parameter

Description

Max.

Units

tRCKH

Input Low to High (high loaded row of 50%)

1.1

tRCKL

Input High to Low (high loaded row of 50%)

1.0

tRCKH

Input Low to High (minimally loaded row)

0.8

tRCKL

Input High to Low (minimally loaded row)

0.8

Note: * The timing delay difference between tile locations is less than 15 ps.

Table 2-45 • Worst-Case Commercial Conditions

VDDP = 3.0 V, VDD = 2.3 V, TJ = 70°C

Parameter

Description

Max.

Units

Std.

tRCKSWH

Maximum Skew Low to High

270

tRCKSHH

Maximum Skew High to Low

270

Table 2-46 • Worst-Case Commercial Conditions

VDDP = 3.0V, VDD = 2.3V, TJ = 125°C for Military/MIL-STD-883

Parameter

Description

Max.

Units

tRCKSWH

Maximum Skew Low to High

270

tRCKSHH

Maximum Skew High to Low

270

APA600 Scheda tecnica(PDF) 60 Page - Actel Corporation

APA600 Scheda tecnica(HTML) 60 Page - Actel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL