MPQ8632-6 datasheet(10/46 Pages) MPS

10 / 46 page

MPQ8632 HIGH EFFICIENCY 18V SYNCHRONOUS STEP-DOWN CONVERTER FAMILY FOR 4A TO 20A

MPQ8632 Rev.1.24

www.MonolithicPower.com

8/28/2013

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

PIN FUNCTIONS

MPQ8632GLE-4,

MPQ8632GLE-6,

MPQ8632GLE-8,

MPQ8632GLE-10,

MPQ8632HGLE-10, MPQ8632GLE-12

PIN #

Name

Description

Enable. Digital input that turns the regulator on or off. Drive EN high to turn on the

regulator, drive it low to turn it off. Connect EN to IN through a pull-up resistor or a

resistive voltage divider for automatic startup. Do not float this pin.

FREQ

Frequency Set. Require a resistor connected between FREQ and IN to set the

switching frequency. The input voltage and the resistor connected to the FREQ pin

determine the ON time. The connection to the IN pin provides line feed-forward and

stabilizes

the frequency during input voltage’s variation.

Feedback. Connect to the tap of an external resistor divider from the output to GND

to set the output voltage. FB is also configured to realize over-voltage protection

(OVP) by monitoring output voltage. MPQ8632 and MPQ8632H provide different

OVP mode. Please refer to the section

“Over-Voltage-Protection (OVP)”. Place the

resistor divider as close to FB pin as possible. Avoid using vias on the FB traces.

Soft Start. Connect an external capacitor to program the soft start time for the

switch mode regulator.

AGND

Analog ground. The control circuit reference.

Power Good. The output is an open drain signal. Require a pull-up resistor to a DC

voltage to indicate high if the output voltage exceeds 91% of the nominal voltage.

There is a delay from FB ≥ 91% to PG goes high.

VCC

Internal 4.8V LDO Output. Power the driver and control circuits. 5V external bias

can disable the internal LDO. Decouple with a

≥ 1µF ceramic capacitor as close to

the pin as possible. For best results, use X7R or X5R dielectric ceramic capacitors

for their stable temperature characteristics.

BST

Bootstrap. Require a capacitor connected between SW and BST pins to form a

floating supply across the high-side switch driver.

9, 14

Supply Voltage. Supply power to the internal MOSFET and regulator. The

MPQ8632 operates from a +2.5V to +18V input rail with 5V external bias and a

+4.5V to +18V input rail with internal bias. Require an input decoupling capacitor.

Connect using wide PCB traces and multiple vias.

10-13

PGND

System Ground. Reference ground of the regulated output voltage. PCB layout

requires extra care. Connect using wide PCB traces.

15, 16

Switch Output. Connect to the inductor and bootstrap capacitor. The high-side

switch drives the pin up to the VIN during the PWM duty cycle’s ON time. The

inductor current drives the SW pin negative during the OFF-time. The low-side

switch

’s ON-resistance and the internal Schottky diode clamp the negative voltage.

Connect using wide PCB traces.

MPQ8632-6 Scheda tecnica(PDF) 10 Page - Monolithic Power Systems

MPQ8632-6 Scheda tecnica(HTML) 10 Page - Monolithic Power Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Scheda tecnica Scarica

Link URL