AD9549APCBZ datasheet(73/76 Pages) AD

Il numero della parte	AD9549APCBZ

Spiegazioni elettronici	Dual Input Network Clock Generator/Synchronizer

PDF	76 Pages

Scroll/Zoom	100%

Produttore elettronici	AD [Analog Devices]

Homepage	http://www.analog.com

Logo

73 / 76 page

AD9549

Rev. D | Page 73 of 76

APPLICATIONS INFORMATION

SAMPLE APPLICATIONS CIRCUIT

CLK

CLKB

SYNCB

LOW-PASS

FILTER

AD9514

/1...../32

Δt

OUT0/

OUT0B

OUT1/

OUT1B

OUT2/

OUT2B

SYSCLK

INPUT A

INPUT B

AD9549

DDS/

DAC

REF A

REF B

DIFF HSTL OUTPUT

FDBK_IN

FDBK_INB

CMOS OUTPUT

LDDS/CMOS

LVPECL

Figure 59. AD9549 and AD9514 Precision Clock Distribution Circuit

Applications Circuit Features

Features of this applications circuit include the following:

•

Input frequencies down to 8 kHz; output frequencies up to

400 MHz

•

Programmable loop bandwidth down to <1 Hz

•

Automatic redundant clock switchover with user-selectable

rate-of-phase adjustment

•

Automatic Stratum 3/3E clock holdover, depending on the

configuration

•

Phase noise (fC = 122.3 MHz and 100 Hz loop bandwidth);

100 Hz offset: −107 dBc/Hz; 1 kHz offset: −142 dBc/Hz;

100 kHz offset: −157 dBc/Hz; two zero-delay outputs with

programmable postdivider and synchronization

•

Two additional outputs (nonzero delay) on the AD9549

•

Programmable skew adjustment on one AD9514 output

AD9549APCBZ Scheda tecnica(PDF) 73 Page - Analog Devices

AD9549APCBZ Scheda tecnica(HTML) 73 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Scheda tecnica Scarica

Link URL