AM53CF96KC datasheet(23/76 Pages) AMD

23 / 76 page

P R E L I M I N A R Y

AMD

Am53CF94/Am53CF96

SCSI Timeout Register (05H) Write

SCSI Timeout Register

STIMREG

Address: 05H

Type: Write

76543

210

STIM7

STIM6

STIM5

STIM4

STIM3

STIM2

STIM1

STIM0

xxxxx

xxx

17348B-23

This register determines how long the Initiator (Target)

will wait for a response to a Selection (Reselection)

before timing out. It should be set to yield 250 ms to

comply with ANSI standards for SCSI, but the maximum

time out period may be calculated using the following

formulas.

Note: A hardware reset will clear this register.

STIMREG – Bits 7:0 – STIM 7:0 – SCSI Timer 7:0

The value loaded in STIM 7:0 can be calculated as

shown below:

STIM 7:0 =

[(SCSI Time Out) (Clock Frequency) / (8192 (Clock

Factor))]

Example:

SCSI Time Out (in seconds): 250 ms. (Recommended

by the ANSI Standard) = 250 x 10–3 s.

Clock Frequency: 20 MHz. (assume) = 20 x 106 Hz.

Clock Factor: CLKF 2:0 from Clock Conversion Register

(09H) = 5

STIM 7:0 = (250 x 10–3) X (20 x 106) / (8192 (5)) = 122

decimal

Internal State Register (06H) Read

Internal State Register

ISREG

Address: 06H

Type: Read

76543

210

RES

SOF

IS2

IS1

IS0

xxxx

Reserved

Synchronous Offset Flag

Internal State 2:0

Reserved

17348B-24

The Internal State Register (ISREG) tracks the progress

of a sequence-type command. It is updated after each

successful completion of an intermediate operation. If

an error occurs, the host can read this register to

determine the point where the command failed and take

the necessary procedure for recovery. Reading the

Interrupt Status Register (INSTREG) while an interrupt

is pending will clear this register. A hard or soft reset will

also zero this register .

ISREG – Bits 7:4 – RES – Reserved

ISREG – Bit 3 – SOF – Synchronous Offset Flag

The SOF is reset when the Synchronous Offset Register

(SOFREG) has reached its maximum value.

Note:

The SOF bit is active Low.

ISREG – Bits 2:0 – IS 2:0 – Internal State 2:0

The IS 2:0 bits along with the Interrupt Status Register

(INSTREG) indicates the status of the successfully

completed intermediate operation. Refer to the Status

Decode section for more details.

AM53CF96KC Scheda tecnica(PDF) 23 Page - Advanced Micro Devices

AM53CF96KC Scheda tecnica(HTML) 23 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Scheda tecnica Scarica

Link URL