Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

STM32F205RB Scheda tecnica(PDF) 81 Page - STMicroelectronics

Il numero della parte STM32F205RB
Spiegazioni elettronici  ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/1284KB RAM
PDF  163 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F205RB Scheda tecnica(HTML) 81 Page - STMicroelectronics

Back Button STM32F205RB Datasheet HTML 77Page - STMicroelectronics STM32F205RB Datasheet HTML 78Page - STMicroelectronics STM32F205RB Datasheet HTML 79Page - STMicroelectronics STM32F205RB Datasheet HTML 80Page - STMicroelectronics STM32F205RB Datasheet HTML 81Page - STMicroelectronics STM32F205RB Datasheet HTML 82Page - STMicroelectronics STM32F205RB Datasheet HTML 83Page - STMicroelectronics STM32F205RB Datasheet HTML 84Page - STMicroelectronics STM32F205RB Datasheet HTML 85Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 163 page
background image
STM32F205xx, STM32F207xx
Electrical characteristics
Doc ID 15818 Rev 7
81/163
tLOCK
PLL lock time
VCO freq = 192 MHz
75
-
200
µs
VCO freq = 432 MHz
100
-
300
Jitter(3)
Cycle-to-cycle jitter
System clock
120 MHz
RMS
-
25
-
ps
peak
to
peak
-
±150
-
Period Jitter
RMS
-
15
-
peak
to
peak
-
±200
-
Main clock output (MCO) for
RMII Ethernet
Cycle to cycle at 50 MHz
on 1000 samples
-32
-
Main clock output (MCO) for MII
Ethernet
Cycle to cycle at 25 MHz
on 1000 samples
-40
-
Bit Time CAN jitter
Cycle to cycle at 1 MHz
on 1000 samples
-330
-
IDD(PLL)
(4)
PLL power consumption on VDD
VCO freq = 192 MHz
VCO freq = 432 MHz
0.15
0.45
-
0.40
0.75
mA
IDDA(PLL)
(4)
PLL power consumption on
VDDA
VCO freq = 192 MHz
VCO freq = 432 MHz
0.30
0.55
-
0.40
0.85
mA
1.
Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared
between PLL and PLLI2S.
2.
Guaranteed by design, not tested in production.
3.
The use of 2 PLLs in parallel could degraded the Jitter up to +30%.
4.
Based on characterization, not tested in production.
Table 29.
Main PLL characteristics (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Table 30.
PLLI2S (audio PLL) characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPLLI2S_IN
PLLI2S input clock(2)
0.95(3)
12.1(3)
MHz
fPLLI2S_OUT
PLLI2S multiplier output clock
-
-
216
MHz
fVCO_OUT
PLLI2S VCO output
192
-
432
MHz
tLOCK
PLLI2S lock time
VCO freq = 192 MHz
75
-
200
µs
VCO freq = 432 MHz
100
-
300



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com