Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

STM32F205RB Scheda tecnica(PDF) 115 Page - STMicroelectronics

Il numero della parte STM32F205RB
Spiegazioni elettronici  ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/1284KB RAM
PDF  163 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F205RB Scheda tecnica(HTML) 115 Page - STMicroelectronics

Back Button STM32F205RB Datasheet HTML 111Page - STMicroelectronics STM32F205RB Datasheet HTML 112Page - STMicroelectronics STM32F205RB Datasheet HTML 113Page - STMicroelectronics STM32F205RB Datasheet HTML 114Page - STMicroelectronics STM32F205RB Datasheet HTML 115Page - STMicroelectronics STM32F205RB Datasheet HTML 116Page - STMicroelectronics STM32F205RB Datasheet HTML 117Page - STMicroelectronics STM32F205RB Datasheet HTML 118Page - STMicroelectronics STM32F205RB Datasheet HTML 119Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 163 page
background image
STM32F205xx, STM32F207xx
Electrical characteristics
Doc ID 15818 Rev 7
115/163
INL(3)
Integral non linearity
(difference between
measured value at Code i
and the value at Code i on a
line drawn between Code 0
and last Code 1023)
--
±1
LSB
Given for the DAC in 10-bit
configuration.
--
±4
LSB
Given for the DAC in 12-bit
configuration.
Offset(3)
Offset error
(difference between
measured value at Code
(0x800) and the ideal value =
VREF+/2)
--
±10
mV
Given for the DAC in 12-bit
configuration
--
±3
LSB
Given for the DAC in 10-bit at
VREF+ = 3.6 V
--
±12
LSB
Given for the DAC in 12-bit at
VREF+ = 3.6 V
Gain
error(3)
Gain error
-
-
±0.5
%
Given for the DAC in 12-bit
configuration
tSETTLING
(3)
Settling time (full scale: for a
10-bit input code transition
between the lowest and the
highest input codes when
DAC_OUT reaches final
value ±4LSB
-3
6
µs
CLOAD ≤ 50 pF,
RLOAD ≥ 5 kΩ
THD(3)
Total Harmonic Distortion
Buffer ON
--
-
dB
CLOAD ≤ 50 pF,
RLOAD ≥ 5 kΩ
Update
rate(2)
Max frequency for a correct
DAC_OUT change when
small variation in the input
code (from code i to i+1LSB)
--
1
MS/s
CLOAD ≤ 50 pF,
RLOAD ≥ 5 kΩ
tWAKEUP
(3)
Wakeup time from off state
(Setting the ENx bit in the
DAC Control register)
-6.5
10
µs
CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
input code between lowest and
highest possible ones.
PSRR+ (2)
Power supply rejection ratio
(to VDDA) (static DC
measurement)
-
–67
–40
dB
No RLOAD, CLOAD = 50 pF
1.
If IRROFF is set to VDD, this value can be lowered to 1.65 V when the device operates in a reduced temperature range.
2.
Guaranteed by design, not tested in production.
3.
Guaranteed by characterization, not tested in production.
Table 63.
DAC characteristics (continued)
Symbol
Parameter
Min
Typ
Max
Unit
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com