Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

U74LVC1G74G-S08-R Scheda tecnica(PDF) 1 Page - Unisonic Technologies

Il numero della parte U74LVC1G74G-S08-R
Spiegazioni elettronici  SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  UTC [Unisonic Technologies]
Homepage  http://www.utc-ic.com
Logo UTC - Unisonic Technologies

U74LVC1G74G-S08-R Scheda tecnica(HTML) 1 Page - Unisonic Technologies

  U74LVC1G74G-S08-R Datasheet HTML 1Page - Unisonic Technologies U74LVC1G74G-S08-R Datasheet HTML 2Page - Unisonic Technologies U74LVC1G74G-S08-R Datasheet HTML 3Page - Unisonic Technologies U74LVC1G74G-S08-R Datasheet HTML 4Page - Unisonic Technologies U74LVC1G74G-S08-R Datasheet HTML 5Page - Unisonic Technologies U74LVC1G74G-S08-R Datasheet HTML 6Page - Unisonic Technologies U74LVC1G74G-S08-R Datasheet HTML 7Page - Unisonic Technologies  
Zoom Inzoom in Zoom Outzoom out
 1 / 7 page
background image
UNISONIC TECHNOLOGIES CO., LTD
U74LVC1G74
CMOS IC
www.unisonic.com.tw
1 of 7
Copyright © 2013 Unisonic Technologies Co., Ltd
QW-R502-989. A
SINGLE
POSITIVE-EDGE-TRIGGERED
D-TYPE FLIP-FLOP WITH
CLEAR AND PRESET
DESCRIPTION
This single positive-edge-triggered D-type flip-flop is designed for
1.65V to 5.5V VCC operation.
A low level at the preset(
PRE ) or clear (CLR ) input sets or
resets the outputs, regardless of the levels of the other inputs .when
PRE and CLR are inactive(high),data at the data (D) input meeting
the setup time requirements is transferred to the outputs on the
positive-going edge of the clock pulse. Clock triggering occurs at a
voltage level and is not related directly to the rise time of the clock
pulse. Following the hold-time interval, data at the D input can be
changed without affecting the levels at the outputs.
The device is fully specified for partial-power-down applications
using Ioff. The Ioff circuitry disables the outputs, preventing damaging
current backflow through the device when it is powered down.
FEATURES
* Supports 5-V VCC operation
* Inputs accept voltages to 5.5V
* Max tpd of 5.9ns at 3.3V
* Typical VOLP<0.8V at VCC=3.3V, TA=25°C
* Typical VOHV>2V at VCC=3.3V, TA=25°C
* Low Power Consumption, ICC=10μA (Max.)
* Ioff Supports Live Insertion, Partial Power Down Mode, and Back
Drive Protection
SOP-8
ORDERING INFORMATION
Ordering Number
Package
Packing
Lead Free
Halogen Free
U74LVC1G74L-S08-T
U74LVC1G74G-S08-T
SOP-8
Tube
U74LVC1G74L-S08-R
U74LVC1G74G-S08-R
SOP-8
Tape Reel


Codice articolo simile - U74LVC1G74G-S08-R

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Unisonic Technologies
U74LVC1G74G-S08-R UTC-U74LVC1G74G-S08-R Datasheet
196Kb / 7P
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
More results

Descrizione simile - U74LVC1G74G-S08-R

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN74LVC2G74 TI-SN74LVC2G74 Datasheet
355Kb / 15P
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74-Q1 TI-SN74LVC2G74-Q1 Datasheet
153Kb / 10P
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUC1G74 TI-SN74AUC1G74_07 Datasheet
605Kb / 15P
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUC1G74 TI-SN74AUC1G74 Datasheet
266Kb / 12P
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74 TI-SN74LVC2G74_08 Datasheet
440Kb / 14P
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74 TI-SN74LVC2G74_09 Datasheet
540Kb / 16P
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74-EP TI1-SN74LVC2G74-EP Datasheet
451Kb / 12P
SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74-Q1 TI1-SN74LVC2G74-Q1_15 Datasheet
770Kb / 14P
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74-EP TI1-SN74LVC2G74-EP_15 Datasheet
753Kb / 12P
SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74 TI1-SN74LVC2G74_18 Datasheet
1Mb / 25P
Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset
More results


Html Pages

1 2 3 4 5 6 7


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com