Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

CS4297 Scheda tecnica(PDF) 13 Page - Cirrus Logic

Il numero della parte CS4297
Spiegazioni elettronici  CrystalClear SoundFusion Audio Codec 97
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  CIRRUS [Cirrus Logic]
Homepage  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4297 Scheda tecnica(HTML) 13 Page - Cirrus Logic

Back Button CS4297 Datasheet HTML 9Page - Cirrus Logic CS4297 Datasheet HTML 10Page - Cirrus Logic CS4297 Datasheet HTML 11Page - Cirrus Logic CS4297 Datasheet HTML 12Page - Cirrus Logic CS4297 Datasheet HTML 13Page - Cirrus Logic CS4297 Datasheet HTML 14Page - Cirrus Logic CS4297 Datasheet HTML 15Page - Cirrus Logic CS4297 Datasheet HTML 16Page - Cirrus Logic CS4297 Datasheet HTML 17Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 46 page
background image
DS242F5
13
CS4297
CrystalClear™ SoundFusion™ Audio Codec ’97
volume level. All analog volume controls, except
PC_BEEP, implement controlled volume steps at
nominally 1.5 dB per step. PC_BEEP uses 3 dB
steps. The analog inputs allow a mixing range of
+12 dB of signal gain to -34.5 dB of signal attenu-
ation. The analog output volume controls allow
from 0 dB to -94.5 dB of attenuation. The
PC_BEEP input volume control allows from 0 dB
to -45 dB of attenuation.
AC’97 IMPLEMENTATION
The CS4297 implements an AC’97 compliant de-
sign as defined in the Intel Audio Codec 97 Speci-
fication Version 1.03. Due to certain design trade-
offs and implementation decisions, the CS4297 dif-
fers from the AC’97 Specification in a a few minor
ways. The following list captures the specification
deviations and the implementation decisions made
to resolve ambiguities.
1. The rising edge of RESET# must occur at least
1.5 ms after the digital power supply DVdd reaches
90% of maximum value.
2. The digital input voltage threshold levels are
specified as percentages of the Vdd digital power
supply and are TTL level compatible. Min Vih =
0.4 x Vdd, Max Vil = 0.16 x Vdd.
3. The delay between setting the PR4 bit to power-
ing down the AC-Link interface is implemented as
16.24
µs.
Figure 1. Mixer Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com