ADS1253_14 datasheet(3/23 Pages) TI1

3 / 23 page

ADS1253

SBAS199B

www.ti.com

ELECTRICAL CHARACTERISTICS (Cont.)

All specifications at TMIN to TMAX, VDD = +5V, CLK = 8MHz, and VREF = 4.096V, unless otherwise specified.

ADS1253E

PARAMETER

CONDITIONS

MIN

TYP

MAX

UNITS

DIGITAL INPUT/OUTPUT

Logic Family

CMOS

Logic Level: VIH

+4.0

+VDD + 0.3

VIL

–0.3

+0.8

VOH

IOH = –500µA

+4.5

VOL

IOL = 500µA

0.4

Input (SCLK, CLK, CHSEL0, CHSEL1) Hysteresis

0.6

Data Format

Offset Binary Two’s Complement

POWER-SUPPLY REQUIREMENTS

Operation

+4.75

+5.25

VDC

Quiescent Current

1.5

Operating Power

7.5

Power-Down Current

0.4

µA

TEMPERATURE RANGE

Operating

–40

+85

°C

Storage

–60

+100

°C

CH1+

ADS1253E

CH4–

CH1–

CH4+

CH2+

REF

GND

CH2–

CH3+

CHSEL1

CH3–

CHSEL0

SCLK

DOUT/DRDY

CLK

PIN CONFIGURATION

Top View

SSOP

PIN DESCRIPTIONS

NAME

PIN DESCRIPTION

CH1+

Analog Input: Positive Input of the Differen-

tial Analog Input

CH1–

Analog Input: Negative Input of the Differ-

ential Analog Input

CH2+

Analog Input: Positive Input of the Differen-

tial Analog Input

CH2–

Analog Input: Negative Input of the Differ-

ential Analog Input

CH3+

Analog Input: Positive Input of the Differen-

tial Analog Input

CH3–

Analog Input: Negative Input of the Differ-

ential Analog Input

7+VDD

Input: Power-Supply Voltage, +5V

CLK

Digital Input: Device System Clock. The

system clock is in the form of a CMOS-

compatible clock. This is a Schmitt-Trigger

input.

DOUT/DRDY

Digital Output: Serial Data Output/Data

Ready. This output indicates that a new

output word is available from the ADS1253

data output register. The serial data is

clocked out of the serial data output shift

SCLK

Digital Input: Serial Clock. The serial clock

is in the form of a CMOS-compatible clock.

The serial clock operates independently

from the system clock, therefore, it is pos-

sible to run SCLK at a higher frequency

than CLK. The normal state of SCLK is

LOW. Holding SCLK HIGH will either ini-

tiate a modulator reset for synchronizing

multiple converters or enter power-down

mode. This is a Schmitt-Trigger input.

CHSEL1

Digital Input: Used to select analog input

channel. This is a Schmitt-Trigger input.

CHSEL0

Digital Input: Used to select analog input

channel. This is a Schmitt-Trigger input.

GND

Input: Ground

VREF

Analog Input: Reference Voltage Input

CH4–

Analog Input: Negative Input of the Differ-

ential Analog Input

CH4+

Analog Input: Positive Input of the Differen-

tial Analog Input

NOTE: (1) Applies to full-differential signals.

ADS1253 Scheda tecnica(PDF) 3 Page - Texas Instruments

ADS1253 Scheda tecnica(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Scheda tecnica Scarica

Link URL