80960HD datasheet(13/102 Pages) INTEL

13 / 102 page

80960HA/HD/HT

Advance Information Datasheet

3.1

Pin Descriptions

This section defines the 80960Hx pins. Table 6 presents the legend for interpreting the pin

descriptions in Table 7. All pins float while the processor is in the ONCE mode, except TDO,

which can be driven active according to normal JTAG specifications.

Table 6.

Pin Description Nomenclature

Symbol

Description

Input only pin.

Output only pin.

I/O

Pin can be input or output.

Pin must be connected as indicated for proper device functionality.

S(E)

Synchronous edge sensitive input. This input must meet the setup and hold times relative to

CLKIN to ensure proper operation of the processor.

S(L)

Synchronous level sensitive input. This input must meet the setup and hold times relative to

CLKIN to ensure proper operation of the processor.

A(E)

Asynchronous edge-sensitive input.

A(L)

Asynchronous level-sensitive input.

H(...)

While the processor bus is in the HOLD state (HOLDA asserted), the pin:

H(1) is driven to VCC

H(0) is driven to VSS

H(Z) floats

H(Q) continues to be a valid output

B(...)

While the processor is in the bus backoff state (BOFF asserted), the pin:

B(1) is driven to VCC

B(0) is driven to VSS

B(Z) floats

B(Q) continues to be a valid output

R(...)

While the processor’s RESET pin is asserted, the pin:

R(1) is driven to VCC

R(0) is driven to VSS

R(Z) floats

R(Q) continues to be a valid output

80960HD Scheda tecnica(PDF) 13 Page - Intel Corporation

80960HD Scheda tecnica(HTML) 13 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL