Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

8X930AX Scheda tecnica(PDF) 37 Page - Intel Corporation

Il numero della parte 8X930AX
Spiegazioni elettronici  UNIVERSAL SERIAL BUS MICROCONTROLLER
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  INTEL [Intel Corporation]
Homepage  http://www.intel.com
Logo INTEL - Intel Corporation

8X930AX Scheda tecnica(HTML) 37 Page - Intel Corporation

Back Button 8X930AX Datasheet HTML 30Page - Intel Corporation 8X930AX Datasheet HTML 31Page - Intel Corporation 8X930AX Datasheet HTML 32Page - Intel Corporation 8X930AX Datasheet HTML 33Page - Intel Corporation 8X930AX Datasheet HTML 34Page - Intel Corporation 8X930AX Datasheet HTML 35Page - Intel Corporation 8X930AX Datasheet HTML 36Page - Intel Corporation 8X930AX Datasheet HTML 37Page - Intel Corporation 8X930AX Datasheet HTML 38Page - Intel Corporation  
Zoom Inzoom in Zoom Outzoom out
 37 / 38 page
background image
ADVANCE INFORMATION
33
8x930Ax UNIVERSAL SERIAL BUS (USB) MICROCONTROLLER
T
RHDZ
2
Data Float After PSEN# or RD# High
T
CLK + 10 [max]
1.5 T
CLK - 5 [max]
T
RHLH
2
RD# or PSEN# High to ALE High (data)
T
CLK + 10 [min]
(1.5)T
CLK - 7 [min]
T
RHLH
1
PSEN# High to ALE High (inst.)
10 [min]
(0.5)T
CLK - 7 [min]
T
WHLH
WR# High to ALE High
T
CLK + 10 [min]
(1.5)T
CLK - 7 [min]
T
AVDV
1
Address (mux’ed) Valid to Valid Data/Inst. In
(2+M+N)T
CLK - 60 [max]
(1.5+M+N)T
CLK - 28 [max]
T
AVRL
Address Valid to RD# or PSEN# Low
(1+M)T
CLK- 40 [min]
(0.5+M)T
CLK + 10 [min]
T
AVWL
1
Address (mux’ed) Valid to WR# Low
(1+M)T
CLK- 40 [min]
(0.5+M)T
CLK + 10 [min]
T
AVWL
2
Address (demux’ed) Valid to WR# Low
(1+M)T
CLK- 17 [min]
(1+M)T
CLK + 10 [min]
Table 21. 8
x930Ax3 and 8x930Ax4 Real-time Wait State AC Timing Specifications
Symbol (Parameter)
F
CLK Variable
Default Data Float Timing (ns)
(EDF#=1)
F
CLK Variable
Extended Data Float Timing (ns)
(EDF#=0)
Min
Typ
Max
Min
Typ
Max
T
RLYV (PSEN# or RD# Low to
Wait Setup)
00.5 T
CLK - 13
0
0.5 T
CLK - 35
T
WLYV (WR# Low to Wait Setup)
0
0.5 T
CLK - 13
0.5 T
CLK - 35
Table 20. 8
x930Ax3 and 8x930Ax4 Default and Extended Data Float Timings (Continued)
Sym-
bol
Parameter
Default Data Float
Timing (ns)
Compatibility Mode
(EDF# =1) (1,2,4,5)
Extended Data Float
Timing (ns)
Increased T
RHDZ
1 mode
(EDF#=0) (1,3,4,5)
NOTES:
1.
Worst-case numbers based on silicon data collected to date.
2.
Device configured with default data float timing for fast memory interface.
3.
Device configured with extended data float timing for slow memory interface.
4.
The values listed are for 12 MHz. For 6 MHz, the value of T
CLK will double and will equal 166.6 ns.
5.
M=0,1 is the extended ALE state; N= 0,1,2,3 is the RD#/PSEN#/WR# wait state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com