| Motore di ricerca datesheet componenti elettronici |
|
RFPT200 Scheda tecnica(PDF) 2 Page - TEMEX |
|
|
|||||||||||||||||||||||||||||
RFPT200 Scheda tecnica(HTML) 2 Page - TEMEX |
|
2 / 7 page ![]() 3.0 POWER SUPPLY Line Parameter Test Condition Value Unit 3.1 Supply voltage Normally specified as nominal (Vcc) ±5%. Nominal value 3.3V 2.5 to 5.5 V 3.2 Supply current 3.3V, load 15pF (min.@ 10MHz, max.@ 40MHz). Nominal value 4 mA 2 to 6 mA 3.3 Supply current RF output disabled (min.@ 10MHz, max.@ 40MHz). Nominal value 1.6 mA 1.4 to 1.8 mA ----- 4.0 HCMOS OSCILLATOR OUTPUT Line Parameter Test Condition Value Unit 4.1 Output waveform HCMOS 4.2 Output voltage level low 10 max %Vcc 4.3 Output voltage level high 90 min %Vcc 4.4 Rise and fall times 10% to 90% of Voh-Vol. Nominal value 6 ns 4 to 8 ns 4.5 Duty cycle Measured at 50% Vcc 45 to 55 % 4.6 Load Normally specified at CL±10%. Nominal value 15 pF 10 to 50 pF ----- 5.0 CLIPPED SINEWAVE OSCILLATOR OUTPUT Line Parameter Test Condition Value Unit 5.1 Output waveform Clipped sinewave (DC coupled) 5.2 Output voltage level Peak to peak voltage measured at minimum supply voltage 0.8 V 5.3 Output load resistance Operating range 9 to 11 kΩ 5.4 Output load capacitance Operating range 9 to 11 pF ----- 6.0 RF OUTPUT TRISTATE CONTROL Line Parameter Test Condition Value Unit 6.1 Output enabled Active high or open circuit ≥0.6 Vcc (100 kΩ internal pull up) 60 min %Vcc 6.2 Output tristate mode 20 max %Vcc 6.3 Tri-state control In tri-state mode, the RF output stage is disabled but the oscillator, compensation circuit and digital section are still active. An RF enable signal to stable frequency operation is therefore very rapid ----- 7.0 SSB PHASE NOISE Line Parameter Test Condition Value Unit 7.1 SSB phase noise power density at 10Hz offset Typical at 10MHz -95 dBc/Hz 7.2 SSB phase noise power density at 100kHz offset Typical at 10MHz -145 dBc/Hz ----- 8.0 LF TIMING PULSE: PULSE WIDTH Line Parameter Test Condition Value Unit 8.1 LF pulse width Ripple counter setting. User programmable register. Divider ratio at power up: 64 4 to 64 Divider ratio 8.2 LF pulse width LF timing pulse width = oscillator period * ripple 0.1 to 6.4 μs ----- Page 2 |
|
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |