| Motore di ricerca datesheet componenti elettronici |
|
UPD16675AP Scheda tecnica(PDF) 29 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD16675AP Scheda tecnica(HTML) 29 Page - NEC |
|
29 / 36 page ![]() 29 µµµµPD16675A (2) Serial interface Parameter Symbol Condition MIN. TYP. MAX. Unit Shift clock cycle tCYK SCK 900 ns High level shift clock pulse width tWHK SCK 400 ns Low level shift clock pulse width tWLK SCK 400 ns Shift clock hold time tHSTBK STB ↓→SCK↓ 1.5 µs Data setup time tDS1 DATA →SCK↑ 100 ns Data hold time tDH1 SCK ↑→DATA 400 ns STB hold time tHKSTB SCK ↑→STB↑ 1 µs STB pulse width tWSTB 1 µs Wait time tWAIT 8th CLK ↑→1st CLK↓ 1 µs Remark The TYP. value is a reference value when TA = 25 °C. (3) Parallel interface (8-bit/4-bit) Parameter Symbol Condition MIN. TYP. MAX. Unit Enable cycle time tCYCE E ↑→E↑ 900 ns High level enable pulse width tWHE E 400 ns Low level enable pulse width tWLE E 400 ns STB pulse width tWSTB 1 µs STB hold time tHKSTB 1 µs Enable hold time tHSTBK 1.5 µs Data setup time tDS2 D0 to D7 →E↑ 100 ns Data hold time tDH2 D0 to D7 →E↓ 300 ns Remarks 1. The TYP. value is a reference value when TA = 25 °C. 2. In 4-bit parallel mode, D0 to D3 = “L”. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |