AN4035 datasheet(19/42 Pages) STMICROELECTRONICS

Il numero della parte	AN4035

Spiegazioni elettronici	Flash programming through

PDF	42 Pages

Scroll/Zoom	100%

Produttore elettronici	STMICROELECTRONICS [STMicroelectronics]

Homepage	http://www.st.com

Logo

19 / 42 page

AN4035

On-Chip Emulation (OnCE)

Doc ID 022669 Rev 2

19/41

Figure 11.

Signal transitions for writing OCMD to select a read from DBCR0

Figure 12 shows reading the value 0x80000000 from DBCR0 through the DR path

assuming the TAP controller state machine is initially in the RUN-TEST/IDLE state. The

state machine is returned to the RUN-TEST/IDLE state when the read is complete.

Figure 12.

Signal transitions for reading DBCR0

3.4

OnCE status register

The OnCE status register (OSR) is a special register in terms of how it is read. Status

information related to the state of the CPU is latched into the OnCE status register when the

OnCE TAP controller state machine enters the CAPTURE-IR state. The status information is

shifted out serially through the SHIFT-IR state on TDO. The OSR is a 10-bit register like the

OCMD. Therefore, the status information can be read while writing OCMD. The OSR is

shown in Figure 13.

AN4035 Scheda tecnica(PDF) 19 Page - STMicroelectronics