Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

UPD17708 Scheda tecnica(PDF) 166 Page - NEC

Il numero della parte UPD17708
Spiegazioni elettronici  4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM
PDF  356 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NEC [NEC]
Homepage  http://www.nec.com/
Logo NEC - NEC

UPD17708 Scheda tecnica(HTML) 166 Page - NEC

Back Button UPD17708 Datasheet HTML 162Page - NEC UPD17708 Datasheet HTML 163Page - NEC UPD17708 Datasheet HTML 164Page - NEC UPD17708 Datasheet HTML 165Page - NEC UPD17708 Datasheet HTML 166Page - NEC UPD17708 Datasheet HTML 167Page - NEC UPD17708 Datasheet HTML 168Page - NEC UPD17708 Datasheet HTML 169Page - NEC UPD17708 Datasheet HTML 170Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 166 / 356 page
background image
µPD17704, 17705, 17707, 17708, 17709
166
13.3.3 Count block
The count block counts the basic clock with an 8-bit timer 0 counter, reads the count value, and issues an
interrupt request if the value of the timer 0 modulo register coincides with its value.
Timer 0 counter can be reset by the TM0RES flag.
The TM0OVF flag can detect an overflow of the counter. When an overflow occurs, an interrupt request can
be issued.
The value of the timer 0 counter can be read via data buffer.
The value of the timer 0 modulo register can be written or read via data buffer.
Figure 13-14 shows the configuration of the timer 0 mode selection register.
Figure 13-15 shows the configuration of the timer 0 counter.
Figure 13-16 shows the configuration of the timer 0 modulo register.
Figure 13-14. Configuration of Timer 0 Mode Selection Register
Name
Flag symbol
b3
T
M
0
O
V
F
b2
T
M
0
G
C
E
G
b1
T
M
0
G
O
E
G
b0
T
M
0
M
D
Address
2CH
Read/Write
R/W
Timer 0 mode selection
Power-ON reset
WDT&SP reset
CE reset
Clock stop
0
1
0
0
0
Modulo counter
Gate counter
Selects modulo counter or gate counter of timer 0
0
0
0
0
0
0
Rising edge
Falling edge
Rising edge
Falling edge
Specifies edge of gate open input signal
0
1
0
0
0
Retained
Specifies edge of gate close input signal
0
1
No overflow
Overflow
Detects timer 0 overflow
0
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com