AN4504 datasheet(27/41 Pages) STMICROELECTRONICS

27 / 41 page

DocID026419 Rev 1

27/41

AN4504

First-in first-out (FIFO) buffer

In order to decrease the host processor interaction and facilitate post-processing data for

event recognition, the L3G4200D embeds a first-in first-out buffer (FIFO) for each of the

three output channels, X, Y, and Z.

FIFO use allows consistent power saving for the system, it can wake up only when needed

and burst the significant data out from the FIFO.

The FIFO buffer can work according to five different modes that guarantee a high level of

flexibility during application development: Bypass mode, FIFO mode, Stream mode,

Stream-to-FIFO mode and Bypass-to-Stream mode.

The programmable watermark level and FIFO overrun events can be enabled to generate

dedicated interrupts on the DRDY/INT2 pin.

6.1

FIFO description

The FIFO buffer is able to store up to 32 angular rate samples of 16 bits for each channel;

data are stored in the 16-bit two’s complement left-justified representation.

The data samples set consists of 6 bytes (Xl, Xh, Yl, Yh, Zl, and Zh) and they are released

to the FIFO at the selected output data rate (ODR).

The new sample set is placed in the first empty FIFO slot until the buffer is full, therefore, the

oldest value is overwritten.

Table 26. FIFO buffer full representation (32nd sample set stored)

Output

registers

0x28h

0x29h

0x2Ah

0x2Bh

0x2Ch

0x2Dh

Xl(0)

Xh(0)

Yl(0)

Yh(0)

Zl(0)

Zh(0)

FIFO index

FIFO sample set

FIFO(0)

Xl(0)

Xh(0)

Yl(0)

Yh(0)

Zl(0)

Zh(0)

FIFO(1)

Xl(1)

Xh(1)

Yl(1)

Yh(1)

Zl(1)

Zh(1)

FIFO(2)

Xl(2)

Xh(2)

Yl(2)

Yh(2)

Zl(2)

Zh(2)

FIFO(3)

Xl(3)

Xh(3)

Yl(3)

Yh(3)

Zl(3)

Zh(3)

...

FIFO(30)

Xl(30)

Xh(30)

Yl(30)

Yh(30)

Zl(30)

Zh(30)

FIFO(31)

Xl(31)

Xh(31)

Yl(31)

Yh(31)

Zl(31)

Zh(31)

AN4504 Scheda tecnica(PDF) 27 Page - STMicroelectronics

AN4504 Scheda tecnica(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Scheda tecnica Scarica

Link URL