| Motore di ricerca datesheet componenti elettronici |
|
RM0312 Scheda tecnica(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
RM0312 Scheda tecnica(HTML) 49 Page - STMicroelectronics |
|
49 / 275 page ![]() DocID022352 Rev 3 49/275 RM0312 Interrupt controller (ITC) 55 5.9 ITC and EXTI registers 5.9.1 CPU condition code register interrupt bits (CCR) Address: refer to the general hardware register map table in the datasheet. Reset value: 0x28 7 654 3210 V– I1 H I0 N Z C rr rw r rw r r r Bits 5, 3(1) I[1:0]: Software interrupt priority bits(2) These two bits indicate the software priority of the current interrupt request. When an interrupt request occurs, the software priority of the corresponding vector is loaded automatically from the software priority registers (ITC_SPRx). The I[1:0] bits can be also set/cleared by software using the RIM, SIM, HALT, WFI, IRET or PUSH/POP instructions (see Figure 9: Nested interrupt management). I1 I0 Priority Level 1 0 Level 0 (main) Low High 0 1 Level 1 0 0 Level 2 1 1 Level 3 (= software priority disabled*) 1. Refer to the central processing section for details on the other CCR bits. 2. TRAP and RESET events can interrupt a level-3 program. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |