MX28F2000T datasheet(5/31 Pages) MCNIX

5 / 31 page

MX28F2000T

P/N: PM0472

REV. 1.0, Jun 13, 1997

AUTOMATIC PROGRAMMING

The MX28F2000T is byte programmable using the

Automatic Programming algorithm.

The Automatic

Programming algorithm does not require the system to

time out or verify the data programmed. The typical

room temperature chip programming time of the

MX28F2000T is less than 5 seconds.

AUTOMATIC CHIP ERASE

The device may be erased using the Automatic Erase

algorithm. The Automatic Erase algorithm automati-

cally programs the entire array prior to electrical erase.

The timing and verification of electrical erase are

controlled internal to the device.

AUTOMATIC BLOCK ERASE

The MX28F2000T is block(s) erasable using MXIC's

Auto Block Erase algorithm. Block erase modes allow

blocks of the array to be erased in one erase cycle.

The Automatic Block Erase algorithm automatically

programs the specified block(s) prior to electrical

erase. The timing and verification of electrical erase

are controlled internal to the device.

AUTOMATIC PROGRAMMING ALGORITHM

MXIC's Automatic Programming algorithm requires

the user to only write a program set-up command and

a program command (program data and address). The

device automatically times the programming pulse

width, provides the program verify, and counts the

number of sequences. A status bit similar to DATA

polling and a status bit toggling between consecutive

read cycles, provide feedback to the user as to the

status of the programming operation.

MXIC's Automatic Erase algorithm requires the user to

only write an erase set-up command and erase com-

mand. The device will automatically pre-program and

verify the entire array. Then the device automatically

times the erase pulse width, provides the erase verify,

and counts the number of sequences. A status bit

similar to DATA polling and a status

bit toggling

between consecutive read cycles, provide feedback to

the user as to the status of the erase operation.

Commands are written to the command register using

standard microprocessor write timings. Register con-

tents serve as inputs to an internal state-machine

which controls the erase and programming circuitry.

During write cycles, the command register internally

latches address and data needed for the programming

and erase operations. For system design simplifica-

tion, the MX28F2000T is designed to support either

WE or CE controlled writes. During a system write

cycle, addresses are latched on the falling edge of WE

or CE whichever occurs last. Data is latched on the

rising edge of WE or CE whichever occur first. To

simplify the following discussion, the WE pin is used as

the write cycle control pin throughout the rest of this

text. All setup and hold times are with respect to the

WE signal.

MXIC's Flash technology combines years of EPROM

experience to produce the highest levels of quality, relia-

bility, and cost effectiveness. The MX28F2000P electri-

cally erases all bits simultaneously using Fowler-Nord-

heim tunneling. The bytes are programmed one byte at

a time using the EPROM programming mechanism of hot

electron injection.

AUTOMATIC ERASE ALGORITHM

MX28F2000T Scheda tecnica(PDF) 5 Page - Macronix International

MX28F2000T Scheda tecnica(HTML) 5 Page - Macronix International

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

Scheda tecnica Scarica

Link URL