 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
SY10E137 Scheda tecnica(PDF) 1 Page - Micrel Semiconductor |
|
|
|||||||||||||||||||||||||||||
SY10E137 Scheda tecnica(HTML) 1 Page - Micrel Semiconductor |
|
|
1 / 4 page  Pin Function CLK, CLK Differential Clock Inputs Q0–Q7, Q0–Q7 Differential Q Outputs A_Start Asynchronous Enable Input EN1, EN2 Synchronous Enable Inputs MR Asynchronous Master Reset VBB Switching Reference Output VCCO VCC to Output FEATURES s 1.8GHz min. count frequency s Extended 100E VEE range of –4.2V to –5.5V s Synchronous and asynchronous enable pins s Differential clock input and data output pins s VBB output for single-ended use s Asynchronous Master Reset s Internal 75K Ω input pull-down resistors s Available in 28-pin PLCC packge DESCRIPTION The SY10/100E137 are very high speed binary ripple counters. The two least significant bits were designed with very fast edge rates, while the more significant bits maintain standard ECLinPS output edge rates. This allows the counters to operate at very high frequencies, while maintaining a moderate power dissipation level. The devices are ideally suited for multiple frequency clock generation, as well as for counters in high- performance ATE time measurement boards. Both asynchronous and synchronous enables are available to maximize the device's flexibility for various applications. The asynchronous enable input, A_Start, when asserted, enables the counter while overriding any synchronous enable signals. The E137 features XOR'ed enable inputs, EN1 and EN2, which are synchronous to the CLK input. When only one synchronous enable is asserted, the counter becomes disabled on the next CLK transition. All outputs remain in the previous state poised for the other synchronous enable or A_Start to be asserted in order to re-enable the counter. Asserting both synchronous enables causes the counter to become enabled on the next transition of the CLK. EN1 (or EN2) and CLK edges are coincident. Sufficient delay has been inserted in the CLK path (to compensate for the XOR gate delay and the internal D-flip-flop set-up time) to ensure that the synchronous enable signal is clocked correctly; hence, the counter is disabled. The E137 can also be driven single-endedly utilizing the VBB output supply as the voltage reference for the CLK input signal. If a single-ended signal is to be used, the VBB pin should be connected to the CLK input and bypassed to ground via a 0.01 µF capacitor. VBB can only source/sink 0.5mA; therefore, it should be used as a switching reference for the E137 only. All input pins left open will be pulled LOW via an input pull-down resistor. Therefore, do not leave the differential CLK inputs open. Doing so causes the current source transistor of the input clock gate to become saturated, thus upsetting the internal bias regulators and jeopardizing the stability of the device. The asynchronous Master Reset resets the counter to an all zero state upon assertion. PIN CONFIGURATION PIN NAMES 8-BIT RIPPLE COUNTER Rev.: C Amendment: /1 Issue Date: February, 1998 SY10E137 SY100E137 VEE A_Start EN1 CLK CLK 26 27 28 1 2 3 4 18 17 16 15 14 13 12 25 24 23 22 21 20 19 567 89 10 11 VBB EN2 Q4 PLCC TOP VIEW J28-1 Q4 VCC Q3 Q3 Q2 Q2 1 |
Codice articolo simile - SY10E137 |
|
Descrizione simile - SY10E137 |
|
|
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
