24AA02 datasheet(7/12 Pages) MICROCHIP

7 / 12 page

DS21052F-page 7

24AA01/02

FIGURE 7-1:

CURRENT ADDRESS READ

FIGURE 7-2:

RANDOM READ

FIGURE 7-3:

SEQUENTIAL READ

BUS ACTIVITY

MASTER

SDA LINE

BUS ACTIVITY

CONTROL

BYTE

DATA n

BUS ACTIVITY

MASTER

SDA LINE

BUS ACTIVITY

CONTROL

BYTE

WORD

ADDRESS (n)

CONTROL

BYTE

DATA (n)

BUS ACTIVITY

MASTER

SDA LINE

BUS ACTIVITY

CONTROL

BYTE

DATA n

DATA n + 1

DATA n + 2

DATA n + X

8.0

PIN DESCRIPTIONS

8.1

SDA Serial Address/Data Input/Output

This is a bi-directional pin used to transfer addresses

and data into and data out of the device. It is an open

drain terminal, therefore the SDA bus requires a pullup

resistor to VCC (typical 10K

Ω for 100 kHz, 1K for 400

kHz).

For normal data transfer SDA is allowed to change only

during SCL low.

Changes during SCL high are

reserved for indicating the START and STOP condi-

tions.

8.2

SCL Serial Clock

This input is used to synchronize the data transfer from

and to the device.

8.3

This pin must be connected to either VSS or VCC.

If tied to VSS, normal memory operation is enabled

(read/write the entire memory).

If tied to VCC, WRITE operations are inhibited. The

entire memory will be write-protected. Read operations

are not affected.

This feature allows the user to use the 24AA01/02 as a

serial ROM when WP is enabled (tied to VCC).

8.4

A0, A1, A2

These pins are not used by the 24AA01/02. They may

be left ﬂoating or tied to either VSS or VCC.

24AA02 Scheda tecnica(PDF) 7 Page - Microchip Technology

24AA02 Scheda tecnica(HTML) 7 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Scheda tecnica Scarica

Link URL