RF63 datasheet(42/91 Pages) ETC2

42 / 91 page

ADVANCED COMMUNICATIONS & SENSING

Page 42 of 91

RF63

Tel: +86-755-82973805 Fax: +86-755-82973550 E-mail: sales@hoperf.com http://www.hoperf.com

5.3.3. Rx Processing

If the bit synchronizer is disabled, the raw demodulator output is made directly available on DATA pin and no DCLK

signal is provided.

Conversely, if the bit synchronizer is enabled, synchronous cleaned data and clock are made available respectively

on DATA and IRQ_1 pins. DATA is sampled on the rising edge of DCLK and updated on the falling edge as

illustrated in Figure 36.

DATA (NRZ)

DCLK

Figure 36: Rx Processing in Continuous Mode

Note that in Continuous mode it is always recommended to enable the bit synchronizer to clean the DATA signal

even if the DCLK signal is not used by the uC. (bit synchronizer is automatically enabled in Buffered and Packet

mode).

5.3.4. Interrupt Signals Mapping

The tables below give the description of the interrupts available in Continuous mode.

Rx_stby_irq_0

IRQ_0

00 (d)

Sync

RSSI

IRQ_1

DCLK

Table 17: Interrupt Mapping in Continuous Rx Mode

Note: In Continuous mode, no interrupt is available in Stby mode

IRQ_0

IRQ_1

DCLK

Table 18: Interrupt Mapping in Continuous Tx Mode

RF63 Scheda tecnica(PDF) 42 Page - List of Unclassifed Manufacturers