Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SM5160DM Scheda tecnica(PDF) 2 Page - Nippon Precision Circuits Inc

Il numero della parte SM5160DM
Spiegazioni elettronici  Programable PLL Frequency Synthesizer
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NPC [Nippon Precision Circuits Inc]
Homepage  http://www.npc.co.jp/en
Logo NPC - Nippon Precision Circuits Inc

SM5160DM Scheda tecnica(HTML) 2 Page - Nippon Precision Circuits Inc

  SM5160DM Datasheet HTML 1Page - Nippon Precision Circuits Inc SM5160DM Datasheet HTML 2Page - Nippon Precision Circuits Inc SM5160DM Datasheet HTML 3Page - Nippon Precision Circuits Inc SM5160DM Datasheet HTML 4Page - Nippon Precision Circuits Inc SM5160DM Datasheet HTML 5Page - Nippon Precision Circuits Inc SM5160DM Datasheet HTML 6Page - Nippon Precision Circuits Inc SM5160DM Datasheet HTML 7Page - Nippon Precision Circuits Inc  
Zoom Inzoom in Zoom Outzoom out
 2 / 7 page
background image
NIPPON PRECISION CIRCUITS-2
SM5160CM/DM
BLOCK DIAGRAM
11 or 14 BIT
R COUNTER
PHASE
DETECTOR
LOCK
DETECTOR
CHARGE
PUMP
16 BIT N COUNTER
FIN
DATA
LD
FV
XOUT
LE
CLK
FR
DOA
DOP
16 BIT LATCH
14 BIT LATCH
17 BIT SHIFT REGISTER
XIN
1/4
PRESCALER
LEVEL
SHIFTER
LEVEL
SHIFTER
VDD1
VDD2
VDD3
VDD1
VDD2
TEST
PIN DESCRIPTION
Number
Name
Description
1
XIN
Reference oscillator or external clock input. Internal feedback resistor for AC coupling
2
XOUT
Reference oscillator or external clock output. Oscillator is OFF when VDD1 is LOW.
3
VDD3
Supply voltage for sections not supplied by VDD1 and VDD2
4
DOA
Output to active lowpass filter. Single-ended, tristate output. Floating when VDD1 is LOW
5
DOP
Output to passive lowpass filter. Single-ended, tristate output Floating when VDD1 is LOW
6
VSS
Ground
7
FIN
Comparison frequency input. Internal feedback resistor for AC coupling
8
VDD1
Supply voltage for XIN and FIN amplifiers
9
VDD2
Supply voltage for N counter and R counter
10
LD
Unlock detector output. LOW when PLL is unlocked.
11
CLK
Shift register clock input
12
DATA
Serial data input
13
LE
Latch enable input
14
FV
Input frequency divider buffered output. This is level-shifted and input to the phase detector.
15
FR
Reference frequency divider buffered output. This is level-shifted and input to the phase detector.
16
TEST
Test input. Internal pull-down resistor



Html Pages

1 2 3 4 5 6 7


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com