Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SM5841HS Scheda tecnica(PDF) 13 Page - Nippon Precision Circuits Inc

Il numero della parte SM5841HS
Spiegazioni elettronici  Audio Multi-function Digital Filter
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NPC [Nippon Precision Circuits Inc]
Homepage  http://www.npc.co.jp/en
Logo NPC - Nippon Precision Circuits Inc

SM5841HS Scheda tecnica(HTML) 13 Page - Nippon Precision Circuits Inc

Back Button SM5841HS Datasheet HTML 9Page - Nippon Precision Circuits Inc SM5841HS Datasheet HTML 10Page - Nippon Precision Circuits Inc SM5841HS Datasheet HTML 11Page - Nippon Precision Circuits Inc SM5841HS Datasheet HTML 12Page - Nippon Precision Circuits Inc SM5841HS Datasheet HTML 13Page - Nippon Precision Circuits Inc SM5841HS Datasheet HTML 14Page - Nippon Precision Circuits Inc SM5841HS Datasheet HTML 15Page - Nippon Precision Circuits Inc SM5841HS Datasheet HTML 16Page - Nippon Precision Circuits Inc SM5841HS Datasheet HTML 17Page - Nippon Precision Circuits Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
SM5841H
NIPPON PRECISION CIRCUITS—13
Audio Data Input (DIN, BCKI, LRCI)
The input data is in 16/18-bit serial, 2s complement,
MSB first format.
Serial input data on DIN is clocked into an SIPO
(serial in, parallel out) register on the rising edge of
the BCKI bit clock, and then converted to parallel
data.
SIPO output data is transferred into the left and
right-channel input registers on the falling edge and
rising edge, respectively, of the LRCI clock.
The internal arithmetic operation and output circuit
timing is independent of the input timing. Accord-
ingly, phase differences between LRCI, BCKI and
CKI do not affect device operation, and any jitter in
the data input clock does not cause jitter in the output
clock.
Note that the device should be reset if either or both
of the LRCI and CKI clocks stop. If the device is not
reset, even though the clocks are low frequency,
incorrect circuit operation may occur, generating
unwanted output noise.
Figure 3. Audio data input timing
DIN
LRCI
BCKI
MSB
LSB
1/fs
Lch
16 / 18bit
16 / 18bit
MSB
LSB
Rch



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com