MPC8264AVR datasheet(17/48 Pages) MOTOROLA

17 / 48 page

MOTOROLA

MPC826xA (HiP4) Family Hardware Speciﬁcations

Electrical and Thermal Characteristics

Table 10 lists SIU input characteristics.

Table 10 lists SIU output characteristics.

NOTE

Activating data pipelining (setting BRx[DR] in the memory controller)

improves the AC timing. When data pipelining is activated, sp12 can be

used for data bus setup even when ECC or PARITY are used. Also, sp33a

can be used as the AC speciﬁcation for DP signals.

Figure 9 shows the interaction of several bus signals.

Table 9. AC Characteristics for SIU Inputs1

1 Input speciﬁcations are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN.

Timings are measured at the pin.

Spec Number

Characteristic

Setup (ns)

Hold (ns)

Max

Min

66 MHz 83 MHz 66 MHz 83 MHz

sp11

sp10

AACK/ARTRY/TA/TS/TEA/DBG/BG/BR

0.5

sp12

sp10

Data bus in normal mode

0.5

sp13

sp10

Data bus in ECC and PARITY modes

0.5

sp14

sp10

DP pins

0.5

sp15

sp10

All other pins

0.5

Table 10. AC Characteristics for SIU Outputs1

1 Output speciﬁcations are measured from the 50% level of the rising edge of CLKIN to the 50% level of the

signal. Timings are measured at the pin.

Spec Number

Characteristic

Max Delay (ns)

Min Delay (ns)

Max

Min

66 MHz 83 MHz 66 MHz 83 MHz

sp31

sp30

PSDVAL/TEA/TA

0.5

sp32

sp30

ADD/ADD_atr./BADDR/CI/GBL/WT

6.5

0.5

sp33a

sp30

Data bus

6.5

0.5

sp33b

sp30

0.5

sp34

sp30

Memory controller signals/ALE

0.5

sp35

sp30

All other signals

5.5

0.5

MPC8264AVR Scheda tecnica(PDF) 17 Page - Motorola, Inc

MPC8264AVR Scheda tecnica(HTML) 17 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Scheda tecnica Scarica

Link URL