TM3IO datasheet(7/25 Pages) PANASONIC

7 / 25 page

MN103SFM9K

32-bit Single-chip Microcontroller

Publication date: August 2014

PubNo. 232M9-010E

Synchronous serial interface

- Overrun error detection

- Transfer clock source

1/2, 1/4, 1/16, and 1/64 of timer 14 underflow,

1/2, 1/4, 1/16, and 1/64 of timer 15 underflow,

1/2, 1/4, 1/16, and 1/64 of timer 16 underflow,

IOCLK/2, IOCLK/4, SBT2 pin

- Can be selected as the first bit to be transferred,

Any transfer size from 2 to 8 bits can be selected.

- Continuous transmission, reception, and transmission/reception

- Maximum transfer rate: 5.0 Mbps

Full duplex UART

- Parity error, overrun error and flaming error detection

- Transfer clock source

1/32, 1/64, 1/256, and 1/1024 of timer 14 underflow,

1/32, 1/64, 1/256, and 1/1024 of timer 15 underflow,

1/32, 1/64, 1/256, and 1/1024 of timer 16 underflow,

IOCLK/32, IOCLK/64

- Can be selected as the first bit to be transferred,

Any transfer size from 7 to 8 bits can be selected.

- Continuous transmission, reception, and transmission/reception

- Maximum transfer rate: 300 kbps

Regulator

incorporates regulator, and use of 5 V power supply is possible

Power Supply Detection (Auto reset circuit)

Detection level

3.6 V to 4.3 V

When power supply voltage is under detection level, reset is generated.

Port / pins

I/O ports

81 pins

Motor control output

12 pins

External interrupt

9 pins

A/D input

20 pins

Special pins

17 pins

Reset input pin

1 pin

Oscillation pin

2 pins

Test pin

3 pins

Power pin

11 pins

Package

QFP100 (18 mm square, 0.65 mm pitch)

Code name

QFP100-P-1818B

TM3IO Scheda tecnica(PDF) 7 Page - Panasonic Semiconductor

TM3IO Scheda tecnica(HTML) 7 Page - Panasonic Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

Scheda tecnica Scarica

Link URL